LMV358

LMV321 SINGLE, LMV358 DUAL, LMV324 QUAD, LMV324S QUAD WITH SHUTDOWN
LOW-VOLTAGE RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS263I AUGUST 1999 REVISED JANUARY 2003
D
D
D
D
D
D
2.7-V and 5-V Performance

Low-Power Shutdown Mode (LMV324S)
No Crossover Distortion
Low Supply Current:
LMV321 . . . 130 A Typ
LMV358 . . . 210 A Typ
LMV324 . . . 410 A Typ
LMV324S . . . 410 A Typ
Rail-to-Rail Output Swing
ESD Protection Exceeds JESD 22
2000-V Human-Body Model (A114-A)
1000-V Charged-Device Model (C101)
description/ordering information
The LMV321, LMV358, and LMV324/LMV324S
are single, dual, and quad low-voltage (2.7 V to
5.5 V), operational amplifiers with rail-to-rail
output swing. The LMV324S is a variation of the
standard LMV324 that includes a power-saving
shutdown feature that reduces supply current to a
maximum of 5 A per channel when the amplifiers
are not needed.
The LMV321, LMV358, LMV324, and LMV324S
are the most cost-effective solutions for
applications where low-voltage operation, space
saving, and low price are needed. These
amplifiers were designed specifically for
low-voltage (2.7 V to 5 V) operation, with
performance specifications meeting or exceeding
the venerable LM358 and LM324 devices that
operate from 5 V to 30 V. Additional features of the
LMV3xx devices are a common-mode input
voltage range that includes ground, 1-MHz
unity-gain bandwidth, and 1-V/s slew rate.
LMV324 . . . D OR PW PACKAGE
(TOP VIEW)
1OUT
1IN
1IN+
VCC+
2IN+
2IN
2OUT
14
13
12
11
10
4OUT
4IN
4IN+
GND
3IN+
3IN
3OUT
LMV324S . . . D OR PW PACKAGE
(TOP VIEW)
1OUT
1IN
1IN+
VCC
2IN+
2IN
2OUT
1/2 SHDN
16
15
14
13
12
11
10
4OUT
4IN
4IN+
GND
3IN+
3IN
3OUT
3/4 SHDN
LMV358 . . . D, DGK, OR PW PACKAGE

(TOP VIEW)
1OUT
1IN
1IN+
GND
VCC+
2OUT
2IN
2IN+
LMV321 . . . DBV OR DCK PACKAGE

(TOP VIEW)
The LMV321 is available in the ultra-small DCK

(SC-70) package, which is approximately
one-half the size of the DBV (SOT-23) package.
This package saves space on printed circuit
boards and enables the design of small portable
electronic devices. It also allows the designer to
place the device closer to the signal source to
reduce noise pickup and increase signal integrity.
1IN+
GND
IN
VCC+
OUT
Copyright 2003, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
ORDERING INFORMATION
ORDERABLE
PART NUMBER
PACKAGE
TA
Single
Dual
40C to 85C
TOP-SIDE
MARKING
Reel of 3000
LMV321IDCKR
Reel of 250
LMV321IDCKT
SOT23 (DBV)
Reel of 3000
LMV321IDBVR
RC1_
MSOP/VSSOP (DGK)
Reel of 2500
LMV358IDGKR
R5S
Tube of 75
LMV358ID
Reel of 2500
LMV358IDR
Reel of 2000
LMV358IPWR
Tube of 50
LMV324ID
Reel of 2500
LMV324IDR
Tube of 40
LMV324SID
Reel of 2500
LMV324SIDR
SC 70 (DCK)
SC-70
SOIC (D)
TSSOP (PW)
SOIC (D)
Quad
TSSOP (PW)
LMV324IPWR
Reel of 2000
R3
R3_
MV358I
MV358I
LMV324I
LMV324SI
MV324I
LMV324SIPWR
MV324SI
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.
symbol (each amplifier)
IN
OUT
IN+
DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Differential input voltage, VID (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Input voltage, VI (either input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 5.5 V
Duration of output short circuit (one amplifier) to ground at (or below) TA = 25C,
VCC 5.5 V (see Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Unlimited
Operating virtual junction temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150C
Package thermal impedance, JA (see Notes 4 and 5): D (8-pin) package . . . . . . . . . . . . . . . . . . . . . . 97C/W
D (14-pin) package . . . . . . . . . . . . . . . . . . . . 86C/W
D (16-pin) package . . . . . . . . . . . . . . . . . . . . 73C/W
DBV package . . . . . . . . . . . . . . . . . . . . . . . . 206C/W
DCK package . . . . . . . . . . . . . . . . . . . . . . . . 252C/W
DGK package . . . . . . . . . . . . . . . . . . . . . . . . 172C/W
PW (8-pin) package . . . . . . . . . . . . . . . . . . . 149C/W
PW (14-pin) package . . . . . . . . . . . . . . . . . . 113C/W
PW (16-pin) package . . . . . . . . . . . . . . . . . . 108C/W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 to 150C
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values (except differential voltages and VCC specified for the measurement of IOS) are with respect to the network GND.
2. Differential voltages are at IN+ with respect to IN.
3. Short circuits from outputs to VCC can cause excessive heating and eventual destruction.
4. Maximum power dissipation is a function of TJ(max), JA, and TA. The maximum allowable power dissipation at any allowable
ambient temperature is PD = (TJ(max) TA)/JA. Selecting the maximum of 150C can affect reliability.
5. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 6)

VCC
Supply voltage (single-supply operation)
VIH
A lifi tturn-on voltage

Amplifier
lt
llevell (LMV324S)
VCC = 2.7 V
VCC = 5 V
VIL
turn off voltage level (LMV324S)

Amplifier turn-off
VCC = 2.7 V
VCC = 5 V
MIN
MAX
2.7
5.5
1.7
UNIT
V
V
3.5
0.7
1.5
TA
Operating free-air temperature
40
85
C
VIH should not be allowed to exceed VCC.
NOTE 6: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
DALLAS, TEXAS 75265
electrical characteristics at TA = 25C and VCC+ = 2.7 V (unless otherwise noted)

PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
1.7
UNIT
VIO
Input offset voltage
aVIO
Average temperature coefficient

of input offset voltage
IIB
IIO
Input bias current
11
250
nA
Input offset current
50
nA
CMRR
Common-mode rejection ratio
kSVR
Supply-voltage rejection ratio
VCM = 0 to 1.7 V
VCC = 2.7 V to 5 V,
VICR
Common-mode input voltage range
CMRR
Output swing
RL = 10 k to 1.35
1 35 V
ICC
Supply current
LMV358I (both amplifiers)

LMV324I/LMV324SI (all four amplifiers)
260
680
B1
Unity-gain bandwidth
50
63
dB
50
60
dB
0 to 1.7
0.2 to 1.9
VCC100
VCC10
60
180
80
170
140
340
VO = 1 V
High level
Low level
LMV321I
Fm
mV/C
w 50 dB
mV
CL = 200 pF
Phase margin
mV
mA
MHz
60
deg
Gm
Gain margin
10
dB
Vn
In
Equivalent input noise voltage
f = 1 kHz
46
nV/Hz
Equivalent input noise current
f = 1 kHz
0.17
pA/Hz
shutdown characteristics (LMV324S) at TA = 25C and VCC+ = 2.7 V (unless otherwise noted)
PARAMETER
ICC(SHDN)
t(on)
t(off)
TEST CONDITIONS
Supply current in shutdown mode

(per channel)
SHDN 0.6 V
Amplifier turn-on time
AV = 1, RL = Open (measured at 50% point)

Amplifier turn-off time
DALLAS, TEXAS 75265
MIN
TYP
MAX
UNIT
mA
ms
40
ns
electrical characteristics at specified free-air temperature range, VCC+ = 5 V (unless otherwise

noted)
PARAMETER
VIO
Input offset voltage
aV
Average temperature coefficient

of input offset voltage
IO
IIB
Input bias current
IIO
Input offset current
CMRR
Common-mode rejection ratio
kSVR
Supply-voltage rejection ratio
VICR
Common-mode
input voltage range
TEST CONDITIONS
VCM = 0 to 4 V
VCC= 2.7 V to 5 V, VO = 1 V,
VCM = 1 V
CMMR
w 50 dB
High level
RL = 10 k to 2.5
25V
Low level
RL = 2 k
25C
25C
15
5
50
nA
dB
25C
50
60
dB
25C
0 to 4
0.2
0 2 to 4
4.2
2
25C
VCC300
VCC400
VCC40
25C
25C
40C to 85C
120
300
400
VCC100
VCC200
mV
VCC10
25C
65
40C to 85C
180
280
25C
15
40C to 85C
10
25C
100
60
10
160
130
V/mV
mA
250
350
210
40C to 85C
440
mA
615
25C
410
40C to 85C
CL = 200 pF
nA
65
25C
LMV324I/LMV324SI
(all four amplifiers)
250
50
40C to 85C
LMV358I (both amplifiers)
mV/C
150
25C
Supply current
mV
500
40C to 85C
Sinking, VO = 5 V
UNIT
25C
40C to 85C
Sourcing, VO = 0 V
LMV321I
ICC
7
9
25C
Output swing
Output short
short-circuit
circuit current
MAX
1.7
40C to 85C
Low level
IOS
TYP
40C to 85C
RL = 2 k to 2
2.5
5V
AVD
MIN
40C to 85C
High level
Large-signal
g
g
differential
voltage gain
TA
25C
830
1160
B1
Unity-gain bandwidth
25C
MHz
fm
Phase margin
25C
60
deg
Gm
Gain margin
25C
10
dB
Vn
In
Equivalent input noise voltage
f = 1 kHz
25C
39
nV/Hz
Equivalent input noise current
f = 1 kHz
25C
0.21
pA/Hz
SR
Slew rate
25C
V/ms
shutdown characteristics (LMV324S) at TA = 25C and VCC+ = 5 V (unless otherwise noted)

PARAMETER
ICC(SHDN)
t(on)
t(off)
TEST CONDITIONS
TA
Supply current in shutdown mode

(per channel)
SHDN 0.6 V
Amplifier turn-on time

Amplifier turn-off time
MIN
TYP
40C to 85C
DALLAS, TEXAS 75265
MAX
5
UNIT
mA
ms
40
ns
TYPICAL CHARACTERISTICS
GAIN AND PHASE MARGIN
vs
FREQUENCY
2 k
600
100
Phase
10
50
0
20
1
10
100
600
10
50
10
10
100
1000
Frequency kHz
Figure 1
Figure 2

vs
FREQUENCY

vs
FREQUENCY
100
70
100
60
80
60
80
60
50
40
40
16 pF
30
20
100 pF
20
Gain
10
0
10
20
10
20
500 pF
VCC = 5 V
RL = 600 W
CL = 16 pF, 100 pF,
500 pF, 1000 pF
100
1000
Frequency kHz
1000 pF
16 pF
100 pF
500 pF
1000 pF
40
20
16 pF
500 pF
Gain
0
20
100 pF
20
10
0
60
10
VCC = 5 V
RL = 100 k
CL = 16 pF, 100 pF,
500 pF, 1000 pF
20
10
Figure 3
100
DALLAS, TEXAS 75265
16 pF
100 pF
1000 pF
1000
Frequency kHz
Figure 4
60
1000 pF
30
40
80
10000
Phase
40
Gain dB
Phase
Phase Margin Deg
70
50
Gain dB
50
10000
20
Frequency kHz
100
Phase
50
10000
1000
2 k
20
10
150
Gain
100 k
Gain dB
Gain
Phase Margin Deg
Gain dB
30
150
100 k
200
VCC = 5.0 V
RL = 100 k, 2 k, 600
Phase Margin Deg
30
20
40
200
VCC = 2.7 V
RL = 100 k, 2 k, 600
500 pF
40
60
80
10000
Phase Margin Deg
40

vs
FREQUENCY
STABILITY
vs
CAPACITIVE LOAD

vs
FREQUENCY
50
160
85C
25C
40C
40
10000
2.5 V
LMV324S
(25% Overshoot)
130
20
70
Gain
40
10
VCC = 5 V
RL = 2 k
TA = 85C, 25C, 40C
20
10000
100
1000
Frequency kHz
100
VCC = 2.5 V
AV = +1
RL = 2 k
VO = 100 mVPP
STABILITY
vs
CAPACITIVE LOAD
STABILITY
vs
CAPACITIVE LOAD
10000
1000
VO
RL
2.5 V
LMV324S
(25% Overshoot)
100
LMV3xx
(25% Overshoot)
1
0.5
0
Output Voltage V
VCC = 2.5 V
AV = +1
RL = 1 M
VO = 100 mVPP
0.5
VCC = 2.5 V
RL = 2 k
AV = 10
VO = 100 mVPP
1.5
LMV324S
(25% Overshoot)
CL
Capacitive Load nF
Capacitive Load pF
1
0.5
0
0.5
Output Voltage V
Figure 6
2.5 V
1.5
1.5
Figure 5
VI
CL
LMV3xx
(25% Overshoot)
10
2
10000
10
2.0
RL
2.5 V
1000
10
10
10
Capacitive Load pF
100
Phase
Phase Margin Deg
Gain dB
30
VO
VI
1000
LMV3xx
(25% Overshoot)
100
134 k
1.21 M
+2.5 V
_
VI
RL
VO
CL
0.5
2.5 V
1.5
10
2.0
1.5
0.5
1.5
Output Voltage V
Figure 8
Figure 7
DALLAS, TEXAS 75265
SLEW RATE
vs
SUPPLY VOLTAGE
STABILITY
vs
CAPACITIVE LOAD
10000
1.500
1.400
LMV3xx
(25% Overshoot)
1000
LMV324S
(25% Overshoot)
100
134 k
1.21 M
_
+
1.5
RL
NSLEW
1.100
LMV3xx
1.000
PSLEW
0.900
NSLEW
0.700
VO
CL
LMV324S
0.600
2.5 V
10
2.0
Gain
1.200
0.800
+2.5 V
VI
RL = 100 k
1.300
Slew Rate V/s
Capacitive Load nF
VCC = 2.5 V
RL = 1 M
AV = 10
VO = 100 mVPP
PSLEW
0.5
0.5
0.500
2.5
1.5
3.0
3.5
Figure 9
5.0
Figure 10
SUPPLY CURRENT
vs
SUPPLY VOLTAGE QUAD AMPLIFIER
INPUT CURRENT
vs
TEMPERATURE
700
10
VCC = 5 V
VI = VCC/2
LMV3xx
600
LMV324S
TA = 85C
20
500
Input Current nA
Supply Current A
4.5
V CC Supply Voltage V
Output Voltage V
TA = 25C
400
300
TA = 40C
200
30
LMV3xx
40
50
100
LMV324S
0
0
60
40 30 20 10 0 10 20 30 40 50 60 70 80
VCC Supply Voltage V
TA C
Figure 12
Figure 11
4.0
DALLAS, TEXAS 75265
SOURCE CURRENT
vs
OUTPUT VOLTAGE
SOURCE CURRENT
vs
OUTPUT VOLTAGE
100
100
VCC = 2.7 V
VCC = 5 V
10
Sourcing Current mA
Sourcing Current mA
10
LMV3xx
1
LMV324S
0.1
LMV3xx
1
LMV324S
0.1
0.01
0.01
0.001
0.001
0.01
0.1
10
0.001
0.001
0.01
0.1
Figure 14
Figure 13
SINKING CURRENT
vs
OUTPUT VOLTAGE
SINKING CURRENT
vs
OUTPUT VOLTAGE
100
100
VCC = 2.7 V
VCC = 5 V
10
10
LMV324S
Sinking Current mA
Sinking Current mA
10
Output Voltage Referenced to VCC+ V
Output Voltage Referenced to VCC+ V
1
LMV3xx
0.1
LMV324S
1
LMV324
0.1
0.01
0.01
0.001
0.001
0.01
0.1
10
Output Voltage Referenced to GND V
0.001
0.001
0.01
0.1
10
Output Voltage Referenced to GND V
Figure 16
Figure 15
DALLAS, TEXAS 75265
SHORT-CIRCUIT CURRENT
vs
TEMPERATURE
SHORT-CIRCUIT CURRENT
vs
TEMPERATURE
120
300
LMV324S
VCC = 5 V
270
Sinking Current mA
LMV324S
VCC = 5 V
210
LMV3xx
VCC = 5 V
180
150
120
LMV3xx
VCC = 2.7 V
90
60
LMV324S
VCC = 2.7 V
Sourcing Current mA
100
240
80
LMV3xx
VCC = 5 V
60
LMV3xx
VCC = 2.7 V
40
LMV324S
VCC = 2.7 V
20
30
0
40 30 20 10 0
0
10 20 30 40 50 60 70 80 90
TA C
40 30 2010 0
TA C
Figure 17
Figure 18
kSVR
vs
FREQUENCY
+kSVR
vs
FREQUENCY
80
90
LMV324S
VCC = 5 V
RL = 10 k
70
LMV324S
VCC = 5 V
RL = 10 k
80
70
60
LMV3xx
60
50
+k SVR dB
k SVR dB
10 20 30 40 50 60 70 80 90
40
30
LMV3xx
50
40
30
20
20
10
0
100
10
1,000
10,000
100,000
1,000,000
0
100
Frequency Hz
10,000
100,000
Frequency Hz
Figure 20
Figure 19
10
1,000
DALLAS, TEXAS 75265
1,000,000
+kSVR
vs
FREQUENCY
kSVR
vs
FREQUENCY
80
80
70
LMV324S
VCC = 2.7 V
RL = 10 k
LMV324S
70
60
60
LMV3xx
50
+k SVR dB
k SVR dB
LMV3xx
40
30
50
40
30
20
20
10
10
0
100
1,000
10,000
100,000
0
100
1,000,000
1,000
10,000
100,000
Frequency Hz
Frequency Hz
Figure 21
Figure 22
OUTPUT VOLTAGE SWING

vs
SUPPLY VOLTAGE
6
70
RL = 10 k
THD > 5%
AV = 3
RL = 10 k
60
5
LMV3xx
LMV324S
Negative Swing
50
1,000,000
OUTPUT VOLTAGE
vs
FREQUENCY
Peak Output Voltage V OPP
Output Voltage Swing vs Supply Voltage mV
VCC = 2.7 V
RL = 10 k
40
30
20
Positive Swing
LMV324S
VCC = 5 V
4
LMV3xx
VCC = 5 V
3
LMV324S
VCC = 2.7 V
2
LMV3xx
VCC = 2.7 V
1
10
0
2.5
3.0
3.5
4.0
4.5
5.0
VCC Supply Voltage V
Figure 23
10
100
Frequency kHz
1000
10000
Figure 24
DALLAS, TEXAS 75265
11
OPEN-LOOP OUTPUT IMPEDANCE
vs
FREQUENCY
CROSSTALK REJECTION
vs
FREQUENCY
150
110
LMV3xx
VCC = 5 V
Impedance
90
80
70
LMV324S
VCC = 2.7 V
60
50
LMV324S
VCC = 5 V
40
VCC = 5 V
RL = 5 k
AV = 1
VO = 3 VPP
140
Crosstalk Rejection dB
100
LMV3xx
VCC = 2.7 V
130
120
110
100
30
20
1
1000
2000
3000
4000
90
100
Frequency kHz
Figure 25
12
1,000
10,000
Frequency Hz
Figure 26
DALLAS, TEXAS 75265
100,000
NONINVERTING LARGE-SIGNAL
PULSE RESPONSE
PULSE RESPONSE
Input
LMV3xx
LMV3xx
1 V/Div
1 V/Div
Input
LMV324S
LMV324S
VCC = 2.5 V
RL = 2 k
TA = 85C
VCC = 2.5 V
RL = 2 k
T = 25C
1 s/Div
1 s/Div
Figure 27
Figure 28
PULSE RESPONSE
Input
1 V/Div
LMV3xx
LMV324S
VCC = 2.5 V
RL = 2 k
TA = 40C
1 s/Div
Figure 29
DALLAS, TEXAS 75265
13
NONINVERTING SMALL-SIGNAL
PULSE RESPONSE
PULSE RESPONSE
Input
Input
LMV3xx
50 mV/Div
50 mV/Div
LMV3xx
LMV324S
LMV324S
VCC = 2.5 V
RL = 2 k
TA = 25C
VCC = 2.5 V
RL = 2 k
TA = 85C
1 s/Div
1 s/Div
Figure 30
Figure 31
PULSE RESPONSE
50 mV/Div
Input
LMV3xx
LMV324S
VCC = 2.5 V
RL = 2 k
TA = 40C
1 s/Div
Figure 32
14
DALLAS, TEXAS 75265
INVERTING LARGE-SIGNAL
PULSE RESPONSE
PULSE RESPONSE
Input
Input
LMV3xx
1 V/Div
1 V/Div
LMV3xx
LMV324S
LMV324S
VCC = 2.5 V
RL = 2 k
TA = 85C
VCC = 2.5 V
RL = 2 k
TA = 25C
1 s/Div
1 s/Div
Figure 34
Figure 33
PULSE RESPONSE
Input
1 V/Div
LMV3xx
LMV324S
VCC = 2.5 V
RL = 2 k
TA = 40C
1 s/Div
Figure 35
DALLAS, TEXAS 75265
15
INVERTING SMALL-SIGNAL
PULSE RESPONSE
PULSE RESPONSE
Input
Input
LMV3xx
50 mV/Div
50 mV/Div
LMV3xx
LMV324S
LMV324S
VCC = 2.5 V
RL = 2 k
TA = 25C
VCC = 2.5 V
RL = 2 k
TA = 85C
1 s/Div
1 s/Div
Figure 36
Figure 37
PULSE RESPONSE
50 mV/Div
Input
LMV3xx
LMV324S
VCC = 2.5 V
RL = 2 k
TA = 40C
1 s/Div
Figure 38
16
DALLAS, TEXAS 75265
INPUT CURRENT NOISE
vs
FREQUENCY
INPUT CURRENT NOISE

vs
FREQUENCY
0.50
0.80
0.60
0.40
0.20
VCC = 5 V
0.45
Input Current Noise pA/ Hz
Input Current Noise pA/ Hz
VCC = 2.7 V
0.40
0.35
0.30
0.25
0.20
0.15
0.10
0.05
0.00
10 Hz
100 Hz
1 KHz
10 KHz
0.00
10 Hz
Frequency
100 Hz
1 kHz
10 kHz
Frequency
Figure 39
Figure 40
INPUT VOLTAGE NOISE

vs
FREQUENCY
200
Input Voltage Noise nV/ Hz
180
160
140
120
100
80
VCC = 2.7 V
60
40
VCC = 5 V
20
10 Hz
100 Hz
1 kHz
10 kHz
Frequency
Figure 41
DALLAS, TEXAS 75265
17
THD + N
vs
FREQUENCY
THD + N
vs
FREQUENCY
10.000
1.000
10.000
VCC = 2.7 V
RL = 10 k
AV = 1
VO = 1 VPP
VCC = 2.7 V
RL = 10 k
AV = 10
VO = 1 VPP
1.000
THD %
THD %
LMV324S
LMV3xx
0.100
0.100
LMV3xx
0.010
0.010
LMV324S
0.001
0.001
10
100
1000
10000
10
100000
1.000
10000
Frequency Hz
Figure 42
Figure 43
THD + N
vs
FREQUENCY
10.000
1000
100
Frequency Hz
100000
THD + N
vs
FREQUENCY
10.000
VCC = 5 V
RL = 10 k
AV = 1
VO = 1 VPP
VCC = 5 V
RL = 10 k
AV = 10
VO = 2.5 VPP
1.000
0.100
THD %
THD %
LMV324S
LMV324S
0.100
0.010
0.010
LMV3xx
LMV3xx
0.001
0.001
10
18
100
1000
10000
100000
10
100
1000
Frequency Hz
Frequency Hz
Figure 44
Figure 45
DALLAS, TEXAS 75265
10000
100000
MECHANICAL DATA
MPDS018E FEBRUARY 1996 REVISED FEBRUARY 2002
DBV (R-PDSO-G5)
PLASTIC SMALL-OUTLINE
0,95
5X
5
0,50
0,20 M
0,30
1,70
1,50
0,15 NOM
3,00
2,60
Gage Plane
3,00
2,80
0,25
08
0,55
0,35
Seating Plane
1,45
0,95
0,05 MIN
0,10
4073253-4/G 01/02
NOTES: A.
B.
C.
D.
All linear dimensions are in millimeters.

This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion.
Falls within JEDEC MO-178
DALLAS, TEXAS 75265
MECHANICAL DATA
MPDS025C FEBRUARY 1997 REVISED FEBRUARY 2002
DCK (R-PDSO-G5)
PLASTIC SMALL-OUTLINE PACKAGE
0,30
0,15
0,65
5
0,10 M
1,40
1,10
0,13 NOM
2,40
1,80
Gage Plane
2,15
1,85
0,15
08
0,46
0,26
Seating Plane
1,10
0,80
0,10
0,00
0,10
4093553-2/D 01/02
NOTES: A.
B.
C.
D.

DALLAS, TEXAS 75265
MECHANICAL DATA
MPDS028B JUNE 1997 REVISED SEPTEMBER 2001
DGK (R-PDSO-G8)

0,38
0,25
0,65
8
0,08 M
0,15 NOM
3,05
2,95
4,98
4,78
Gage Plane
0,25
1
0 6
4
3,05
2,95
0,69
0,41
Seating Plane
1,07 MAX
0,15
0,05
0,10
4073329/C 08/01
NOTES: A.
B.
C.
D.

DALLAS, TEXAS 75265
MECHANICAL DATA
MSOI002B JANUARY 1995 REVISED SEPTEMBER 2001
D (R-PDSO-G**)
8 PINS SHOWN
0.020 (0,51)
0.014 (0,35)
0.050 (1,27)
8
0.010 (0,25)
0.008 (0,20) NOM
0.244 (6,20)
0.228 (5,80)
0.157 (4,00)
0.150 (3,81)
Gage Plane
1
0.010 (0,25)
0 8
0.044 (1,12)
0.016 (0,40)
Seating Plane
0.010 (0,25)
0.004 (0,10)
0.069 (1,75) MAX
PINS **
0.004 (0,10)
14
16
A MAX
0.197
(5,00)
0.344
(8,75)
0.394
(10,00)
A MIN
0.189
(4,80)
0.337
(8,55)
0.386
(9,80)
DIM
4040047/E 09/01
NOTES: A.
B.
C.
D.
All linear dimensions are in inches (millimeters).

Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
Falls within JEDEC MS-012
DALLAS, TEXAS 75265
MECHANICAL DATA
MTSS001C JANUARY 1995 REVISED FEBRUARY 1999
PW (R-PDSO-G**)
14 PINS SHOWN
0,30
0,19
0,65
14
0,10 M
0,15 NOM
4,50
4,30
6,60
6,20
Gage Plane
0,25
7
0 8
A
0,75
0,50
Seating Plane
0,15
0,05
1,20 MAX
PINS **
0,10
14
16
20
24
28
A MAX
3,10
5,10
5,10
6,60
7,90
9,80
A MIN
2,90
4,90
4,90
6,40
7,70
9,60
DIM
4040064/F 01/97
NOTES: A.
B.
C.
D.

Body dimensions do not include mold flash or protrusion not to exceed 0,15.
DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TIs terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TIs standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding thirdparty products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Mailing Address:
Texas Instruments
Post Office Box 655303
Dallas, Texas 75265
Copyright 2003, Texas Instruments Incorporated
This datasheet has been download from:

www.datasheetcatalog.com
Datasheets for electronics components.

LMV358

Caricato da

Informazioni sul documento

Copyright

Formati disponibili

Condividi questo documento

Condividi o incorpora il documento

Opzioni di condivisione

Hai trovato utile questo documento?

Questo contenuto è inappropriato?

Copyright:

Formati disponibili

LMV358

Caricato da

Copyright:

Formati disponibili

LMV321 SINGLE, LMV358 DUAL, LMV324 QUAD, LMV324S QUAD WITH SHUTDOWN

LOW-VOLTAGE RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

2.7-V and 5-V Performance

LMV358 . . . D, DGK, OR PW PACKAGE

LMV321 . . . DBV OR DCK PACKAGE

The LMV321 is available in the ultra-small DCK

Copyright 2003, Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date.

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

symbol (each amplifier)

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

recommended operating conditions (see Note 6)

Supply voltage (single-supply operation)

A lifi tturn-on voltage

turn off voltage level (LMV324S)

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

electrical characteristics at TA = 25C and VCC+ = 2.7 V (unless otherwise noted)

Input offset voltage

Average temperature coefficient

Input bias current

Input offset current

Common-mode rejection ratio

Supply-voltage rejection ratio

Common-mode input voltage range

LMV358I (both amplifiers)

Equivalent input noise voltage

Equivalent input noise current

Supply current in shutdown mode

Amplifier turn-on time

AV = 1, RL = Open (measured at 50% point)

Amplifier turn-off time

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

electrical characteristics at specified free-air temperature range, VCC+ = 5 V (unless otherwise

Input offset voltage

Average temperature coefficient

Input bias current

Input offset current

Common-mode rejection ratio

Supply-voltage rejection ratio

LMV358I (both amplifiers)

Equivalent input noise voltage

Equivalent input noise current

shutdown characteristics (LMV324S) at TA = 25C and VCC+ = 5 V (unless otherwise noted)

Supply current in shutdown mode

Amplifier turn-on time

AV = 1, RL = Open (measured at 50% point)

Amplifier turn-off time

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

GAIN AND PHASE MARGIN

GAIN AND PHASE MARGIN

DALLAS, TEXAS 75265

POST OFFICE BOX 655303

Phase Margin Deg

Phase Margin Deg

Phase Margin Deg

Phase Margin Deg

GAIN AND PHASE MARGIN

GAIN AND PHASE MARGIN

Phase Margin Deg