Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
3, JULY 2012
1377
AbstractA high-accuracy error measurement system for calibration of digital-output equipped electronic current transformers
(ECTs) is described. The system has been developed in conformity
with the requirements for digital information networks in IEC
61850-9-2 and for accuracy class and error measurement procedures in IEC 60044-8. The system has also been designed to achieve
simultaneous and synchronous samplings between an ECT/MU
and a reference measuring unit, a procedure for capturing and
filtering sampled value (SV) packets and data processing using
the discrete Fourier transform with error compensations for an
integrating analog-to-digital converter. The system employs a
prototype commercial digital-output equipped ECT consisting of
an optical current transformer (OCT) and a merging unit (MU).
The error sources of the system are discussed for the error compensations and uncertainty estimations. Based on the principle
of the system, the accuracy and temperature dependence of the
prototype OCT/MU are evaluated and are confirmed to be within
the limits of errors of accuracy class 0.2S.
Index TermsElectronic current transformer (ECT), error
measurement system, IEC 61850-9-2, IEC 60044-8, merging unit
(MU), optical current transformer (OCT).
I. INTRODUCTION
1378
SC. The SC generates digital sampling data at a rate of 80 samples/cycle synchronous with the 1 PPS signal through the lowpass filter and ADC. The latency between the 1 PPS and the
sampling and the rated phase offset depending on its electronics
are internally compensated. The MU receives the sampling data
from the SC, puts each of them in an SV packet, and then sends
them via Ethernet at the same rate. Telnet access to the MU allows its configuration and measurement start/stop timing to be
controlled.
III. ERROR MEASUREMENT SYSTEM
A. System Overview
A block diagram of the error measurement system for digital-output equipped ECTs, according to IEC 61850-9-2 and
60044-8, is shown in Fig. 1. The system consists of a test current
source, a reference measuring unit, and a computer. The system
is operated on a LabVIEW platform for controlling the instruments connected via general-purpose interface bus (GPIB) and
Ethernet and processing the sampling data obtained.
An ac test current of 50 Hz is generated by the test current
source, which consists of a three-channel signal generator, a
power amplifier, and a step-down transformer. The signal generator is designed to achieve synchronization between the 1 PPS,
an external sampling trigger signal of 4 kHz, and a low-level
signal for a test current. These three signals are in reference to a
10-MHz reference clock. This synchronization setting is important for two reasons: 1) synchronization between the 1 PPS and
trigger signal is needed for the simultaneous sampling procedure between the reference measuring unit and ECT/MU, and 2)
the other synchronization with the test current is for ensuring the
repeatability of phase results and avoiding the effects of asynchronous samplings and frequency fluctuations.
The reference measuring unit in the system consists of a reference CT, a reference shunt, and a reference digital voltmeter
(DVM). The reference CT has a two-stage structure comprised
of two magnetic cores and an electronically compensated circuit
[12]. The CT is calibrated by the NMIJ national current ratio
standard. (The calibration results are described in Section IV.)
The reference shunt is a four-terminal shunt consisting of highprecision metal foil resistors in parallel [13]. The shunt is also
calibrated by the NMIJ shunt calibration system. (The calibration results are also described in Section IV.) The reference
DVM (Agilent 3458A) with a multislope integrating ADC provides an effective precision of 24 bits with the least-significant
. The DVM carries out the process of sampling
bit weighted
the voltage signal across the shunt through which the secondary
current of the CT flows, at the timing of the external sampling
trigger from the signal generator.
The software for the system controls the simultaneous and
synchronous samplings with the DVM and MU (SC), by referring to the external trigger signal and 1 PPS, respectively. Then,
the software deals with the sampling data from the DVM and
the SV packets from the MU. The details of the sampling flow
and data processing are described in Section III-B. The software also processes the amplitude and phase calculations, using
the discrete Fourier transform (DFT) with error compensations
for the reference measuring unit and the fast Fourier transform
(FFT) for the ECT/MU, as described in Section III-C.
B. Sampling Flow
The simultaneous and synchronous samplings carried out between the DVM and MU (SC) progress as shown in Fig. 2, and
the SV packet processing and the sampling data processing are
shown in Fig. 3. Especially, in order to achieve simultaneous
samplings during the same period of 1 PPS, some techniques are
required because an SC is always sampling the signal detected
by the sensor head of the ECT without any trigger functions to
control the timing of its sampling, once the measurement gets
started. For this reason, the sampling procedure in the system is
as follows:
The software of the system orders the MU to start the SC sampling immediately after the DVM sampling is ready for holding
until the next positive edge of the 1 PPS. Once the SC sampling
starts, the MU multicasts the SV packets enclosing the sampling
data from the SC at the frequency of 4 kHz. At this time, it is
important that a packet capturing and filtering procedure is embedded in the software of the system, because the software is required to determine the timing of capturing the IP packets which
are always coming to the PC through Ethernet, in order to acquire only the SV packets obtained by simultaneous sampling.
The timing is acquired by controlling open/close of its network
interface card (NIC). Then, according to the instruction of the
software, the IP packets captured in promiscuous mode are filtered to extract the SV packets from them. A set of sampling data
YAMADA et al.: ECT EVALUATION BY AN ERROR MEASUREMENT SYSTEM ACCORDING TO IEC 60044-8 AND 61850-9-2
1379
and its sample count value is extracted from each SV packet, and
then the system checks whether the count value is zero.
At the moment of the next positive edge of the 1 PPS, the
4-kHz external trigger signal is generated by the signal generator, and the DVM starts sampling at the negative edge of the
trigger signal. At an instant, the PC detects the sample count
value of zero and then starts saving the sampling data extracted
from the packets up to the sampling count value of 3999. While
the sampling of the DVM continues, it stores all of the sampling
data up to 4000 samples in its internal memory.
After the samplings are made during the period of 1 PPS,
the PC stops the capturing and extracting processes for the SV
packets and then receives the sampling data from the DVM,
which stops the sampling because the trigger stops. The DVM
sampling is finished while the SC continues sampling. The software initializes the settings of the DVM and prepares for the
(1)
where and are the sampling time and integration (aperture)
time of the ADC, respectively. As shown in the equation, the
causes an amplitude error and
sinc function of
causes a phase error.
1380
From this equation, it is clear that these error components deis not a pure sine waveform
pend on frequency. If the signal
but a distorted waveform, error compensation during the DFT
process is a better approach. Therefore, when calculating the
amplitude and phase values for the input voltage derived from
the test current (although, in the case of Fig. 1, the input voltage
across the reference shunt can be considered as ac voltage), the
software calls a DLL file of the DFT program which is written
according to the following equation [14]:
Fig. 4. Phase displacement resulting from the LPF and reaction time of the
DVM.
(2)
(3)
where is the number of sampling data. In (2), the improved
DFT performs amplitude compensation by the sinc function of
and phase compensation by the exponen.
tial function of
IV. UNCERTAINTY OF THE SYSTEM
A. Internal DC Reference Deviation
The deviation of the internal dc reference used in the integrating ADC is attributed to dc calibration uncertainty, its drift
C). It is aswith time and temperature (for a maximum of
sumed that it follows a Gaussian distribution with 0.5 V/V of
full scale [14].
B. Gain Error
The influence of sampling time on the gain error has been
studied by P. Espel et al. [15]. With reference to their study,
here the gain error is determined to be 5 V/V for the sampling
time of 250 s.
C. Indetermination of the Cutoff Frequency of the LPF
Since the DVM has a second-order LPF at the input stage
[16], the input signal passing through the filter and reaching
the ADC has an amplitude error and a phase displacement as
shown in Fig. 4, although the amplitude error is small enough
to be ignored at the power frequencies. The cutoff frequency ,
which is obtained by measuring the frequency characteristics
of the DVM with a reference ac generator, is determined to be
120 kHz 5 kHz. From this, the phase displacement due
to the LPF can be calculated by the following equation and is
determined to be 1.432 0.062 min.
(4)
D. Latency
The time delay between the positive edge of the 1 PPS and
the negative edge of the trigger signal is measured by a digital
YAMADA et al.: ECT EVALUATION BY AN ERROR MEASUREMENT SYSTEM ACCORDING TO IEC 60044-8 AND 61850-9-2
1381
TABLE I
UNCERTAINTY BUDGET OF THE ECT ERROR MEASUREMENT SYSTEM AT THE
RATED CURRENT AND RATED FREQUENCY
H. Others
Other contributions, such as noise, quantization, trigger jitter,
and sampling time resolution can be ignored because they are
very small compared with the aforementioned ones. The contribution of harmonic variation is also ignored since the ECT
evaluation in the system is based on the DFT.
From the previous discussions, the uncertainty of the system
is estimated and the uncertainty budget is illustrated in Table I.
Note that the uncertainty can apply to the error measurement for
the rated current. At other currents, such as 1% rated current, the
effects on the aforementioned error sources will be considered.
V. EXPERIMENTAL RESULTS
Using the error measurement system described before, the
current amplitude and phase errors of the ECT/MU were
measured by making 20 repeat measurements between 1% and
120% of the rated current of 2000 A, in a test room where
the temperature was controlled to 23.0 0.5 C. Fig. 5 shows
the results with the limits of each error according to accuracy
class 0.2S. The error bars indicate the maximum errors in the
repeat measurements. From the figure, the results seem stable
although they vary slightly at 1% of the rated current; they
are less than 0.1% and 6 min, respectively. Consequently, the
1382
Fig. 7. Temperature cycle accuracy test at the frequency of 50 Hz and the test
current of 600 A.
From the figure, all of the current amplitude errors (10 800
data) obtained at 10-s intervals meet the requirements of accuracy class 0.2S, although the rate of temperature change has
some impact on the amplitude error. Regarding the phase errors, most of them meet the requirement (within 10 min) except for only three data, which deviated from the requirement by
about 20 min. This problem does not result from the ECT/MU
itself but from a temporary defect of the sampling process in the
system, since no such substantial phase errors have been seen in
the same cycle test with a different system. Another problem of
slightly larger errors seen at about 5 h after the test started is also
under investigation. The rate of temperature change appeared to
have no impact on the phase error.
Fig. 8 shows the evaluation results obtained before and after
the above temperature cycle at the test current from 1% to 120%
of the rated current, with the limits of each error of accuracy
class 0.2S. The error bars in the figures indicate three sigma
limits because only five repeat measurements were made for
this test, and a statistical evaluation for a manufacturing process
is desired. Both the current amplitude and phase errors before
and after the temperature cycle meet the requirements, and the
differences are small enough. However, the differences between
the results of Figs. 5 and 8 are rather large for 5% or less of the
rated current.
YAMADA et al.: ECT EVALUATION BY AN ERROR MEASUREMENT SYSTEM ACCORDING TO IEC 60044-8 AND 61850-9-2
1383
The main cause of the difference is considered to be the temperature dependence of the SC in the MU because the SC has
some components that are affected by temperature, such as the
optical source and OEC. The MU operated at the temperature
of 23.0 0.5 C during the test by NMIJ while it was used at
26.4 4.6 C during the test by Toko. For small test currents,
thermal effects would appear due to the small signal-to-noise
ratio (SNR). From this consideration, it is found that a simultaneous temperature cycle test of the ECT and its SC over their
respective temperature ranges is important, for example, temperature category 40/40 for the ECT and 5/40 for its SC. It
is especially advisable to take measures to improve the temperature dependence of the SC through temperature cycling.
Another desired improvement is to take suitable countermeasures against the spectrum leakage caused by the DFT
under frequency fluctuations. In usual cases, a test current
is supplied from the electricity supply through a step-down
transformer without a transconductance amplifier. As discussed
in the aforementioned uncertainty estimation, offsetting both
spectrum leakages was confirmed experimentally and can be
confirmed theoretically because the sampling rates of the DVM
and SC are the same and synchronized. However, a straightforward approach may be to compensate the error component of
each spectrum leakage or to reduce them sufficiently prior to
evaluating the error of an ECT. One proposed approach is to use
the fourth-order convolution window algorithm [7]. Another
efficient way is to introduce an interpolated DFT which can
REFERENCES
[1] Instrument TransformersPart 8: Electric Current Transformers, IEC
60044-8, 2002.
[2] L. Weifeng, Z. Shuangle, M. Weiping, and A. Ming, Application limitation of electronic current and voltage transformers in digital substations., in Proc. IEEE Power Eng. Autom. Conf., Sep. 2011, vol. 2, pp.
496499.
[3] Communication Networks and Systems in Substations-Part 9-2: Specific Communication Service Mapping (SCSMSampled Values over
ISO/IEC 8802-3, IEC 61850-9-2, 2004.
[4] UCA International Users Group, Implementation guideline for digital
interface to instrument transformers using IEC 61850-9-2. 2004. [Online]. Available: http://www.ucainternational.org
[5] A. Brandolini, M. Faifer, and R. Ottoboni:, A simple method for
the calibration of traditional and electronic measurement current and
voltage transformers, IEEE Trans. Instrum. Meas., vol. 58, no. 5, pp.
13451353, May 2009.
[6] S. Kucuksari and G. G. Karady:, Experimental comparison of conventional and optical current transformers, IEEE Trans. Power Del., vol.
25, no. 4, pp. 24552463, Oct. 2010.
[7] Y. Tong, G. Ye, K. Guo, and H. Li:, Highly accurate calibration system
for electronic instrument transformers, PAN Metrol. Meas. Syst., vol.
XVIII, no. 2, pp. 315322, 2011.
[8] B. Djokic and E. So:, Calibration system for electronic instrument
transformers with digital output, IEEE Trans. Instrum. Meas., vol. 54,
no. 4, pp. 479482, Apr. 2005.
[9] K. Kurosawa, K. Shirakawa, and T. Kikuchi, Development of optical
fiber current sensors and their applications, in Proc. IEEE/Power Eng.
Soc. T&D Conf. Exhibit. Asia Pacific, 2005, pp. 16.
[10] K. Kurosawa, S. Yoshida, and K. Sakamoto, Polarization properties
of the flint glass fiber, IEEE J. Lightw. Technol., vol. 13, no. 7, pp.
13781384, Jul. 1995.
[11] K. Kurosawa, K. Shirakawa, H. Saito, E. Itakura, T. Sowa, Y. Hiroki, and T. Kojima, Field tests of a fault section location system for
power transmission cable lines using optical fiber current sensors, in
Proc. Tech. Dig. 16th Int. Conf. Opt. Fiber Sens., No. WeP-4, 2003, pp.
316319.
[12] W. J. M. Moore and P. N. Miljanic:, The Current Comparator, ser. Inst.
Elect. Eng. Elect. Meas. Ser. 4. Stevenage, U.K.: Peregrinus, 1988.
1384
Naoki Hashimoto received the B.S. degree in electrical engineering from Kogakuin University, Tokyo,
Japan, in 1988.
He joined Toko Electric Corporation, Hasuda,
Saitama, Japan, in 1988. He has been engaged in the
development of digital signal processing and image
processing.
Kenichi Yazawa received the B.S. degree in electrical engineering from Kogakuin University, Tokyo,
Japan, in 1986.
He joined Toko Electric Corporation, Hasuda,
Saitama, Japan, in 1986. He has been engaged in
the development on communication technology and
equipment.