Sei sulla pagina 1di 33

Outline

NMOS Operation in
Cut off ,Linear and Saturation mode
Related Equations

1/27/2015

EEE C424/ECE C313

Recap
Physics of MOSFET
NMOS

1/27/2015

EEE C424/ECE C313

MOSFET
The operation of PMOS transistor is analogous
to the NMOS transistor, with the exception
that the majority carriers are holes and the
voltages are negative with respect to the
substrate.

CMOS DESIGN

MOS Transistors
Silicon, forms the basic starting material
MOS structure is created by superimposing
several layers of conducting,insulating and
transistor forming materials
CMOS technology provides two types of
transistors
Negatively (-ve)
ve) diffused silicon that is rich in electrons : NMOS
Positively (+ve) doped silicon that is rich in holes
: PMOS

CMOS DESIGN

MOSFET

Perspective View

Cross sectional View

Operation of nmos with no gate voltage


applied

Channel Formation In NMOS


1/27/2015

Accumulation mode [ 0 < Vg ]

1/27/2015

Vg = Vgs = Gate Voltage


7

Operation of nmos with gate


voltage applied

What happens if Gate Voltage Vg = Vgs is increased ?

1/27/2015

EEE C424/ECE C313

Depletion Mode [ 0<Vg<Vt ]

1/27/2015

10

Inversion mode [Vg >Vt ]

Enhacement NMOS
1/27/2015

11

Copyright 2005 Pearson


Addison-Wesley. All rights
reserved.

2-12
12

MOSFET
NMOS

Enhacement NMOS

PMOS

Depletion NMOS

Enhacement PMOS

1/27/2015

Depletion PMOS

13

Applying a small VDS

ID Vs Vds Characterstics when Vds


small (Linear Region)

Chapter 4

MOS field-Effect
Effect Transistors (MOSFETs)

Operation as VDS increased


Figure 4.5

Applying a small VDS

ID Vs Vds Characterstics when Vds


small (Linear Region)

Conductance of channel propotional to V -Vt


(Vov,overdrive voltage)
voltage
GS

Chapter 4

MOS field-Effect
Effect Transistors (MOSFETs)

Operation as VDS increased


Figure 4.5

VGS

VGS - VDS

The
The voltage between the gate and points along the
channel decreases from VGS at the source end to
VGS VDS at the drain end

ID Vs VDS Characterstics

1/27/2015

EEE C424/ECE C313

Channel is
Pinched off
point

20

Effect on Channel as VDS increased

1/27/2015

EEE C424/ECE C313

21

Chapter 4

MOS field-Effect
Effect Transistors (MOSFETs)
Figure 4.15

Channel Length Modulation

i Vs V relationship
D

1/27/2015

DS

EEE C424/ECE C313

23

Current Equation in Linear/Triode


region
Linear Region :

saturation
1/27/2015

EEE C424/ECE C313

24

Current Equation in saturation region


Linear Region :

Substituting VGS Vt = VDS

saturation
1/27/2015

EEE C424/ECE C313

25

I-V
V Characteristics of MOSFET

HomeWork
Derive Current equation in linear and
saturation mode for NMOS
(Ref: Page 243 Sedra Smith)

1/27/2015

EEE C424/ECE C313

27

Drain Current
ID W/L (Aspect Ratio)

1/27/2015

EEE C424/ECE C313

28

NMOS Transistor

CMOS DESIGN

NMOS Transistor - Symbolic Representation

NMOS Transistor with vGS and vDS applied

iD - vDS Characterstics
Triode
Region

Saturation Region

v = v + 2.0
GS

Channel is
Pinched off

v = v + 1.5
GS

v = v + 1.0
GS

v = v + 0.5
GS

1/27/2015

EEE C424/ECE C313

32

iD - vDS Characterstics

Potrebbero piacerti anche