Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
1. General description
The 74HC4067; 74HCT4067 is a single-pole 16-throw analog switch (SP16T) suitable for
use in analog or digital 16:1 multiplexer/demultiplexer applications. The switch features
four digital select inputs (S0, S1, S2 and S3), sixteen independent inputs/outputs (Yn), a
common input/output (Z) and a digital enable input (E). When E is HIGH, the switches are
turned off. Inputs include clamp diodes. This enables the use of current limiting resistors
to interface inputs to voltages in excess of VCC.
3. Applications
Analog multiplexing and demultiplexing
Digital multiplexing and demultiplexing
Signal gating
74HC4067; 74HCT4067
NXP Semiconductors
4. Ordering information
Table 1.
Ordering information
Type number
74HC4067D
Package
Temperature range
Name
Description
Version
40 C to +125 C
SO24
SOT137-1
40 C to +125 C
SSOP24
SOT340-1
40 C to +125 C
TSSOP24
SOT355-1
40 C to +125 C
74HCT4067D
74HC4067DB
74HCT4067DB
74HC4067PW
74HCT4067PW
74HC4067BQ
74HCT4067BQ
SOT815-1
5. Functional diagram
6
6
6
6
<
<
<
<
<
<
<
<
<
<
<
<
<
<
<
<
*
08;'08;
DDJ
DDJ
Fig 1.
Logic symbol
74HC_HCT4067
Fig 2.
2 of 28
74HC4067; 74HCT4067
NXP Semiconductors
<Q
9&&
9&&
=
*1'
IURP
ORJLF
Fig 3.
DDJ
<
<
6
<
<
6
<
<
6
<
<
6
<
2)
'(&2'(5
<
<
<
<
<
<
(
<
=
DDJ
Fig 4.
Functional diagram
74HC_HCT4067
3 of 28
NXP Semiconductors
74HC4067; 74HCT4067
16-channel analog multiplexer/demultiplexer
<
<
<
<
<
6
<
<
<
6
<
<
<
6
<
<
<
6
<
<
(
=
DDJ
Fig 5.
Logic diagram
74HC_HCT4067
4 of 28
74HC4067; 74HCT4067
NXP Semiconductors
6. Pinning information
6.1 Pinning
WHUPLQDO
LQGH[DUHD
+&
+&7
9&&
+&
+&7
<
9&&
<
<
<
<
<
<
<
<
<
<
<
<
<
<
<
6
(
6
6
*1'
6
<
<
<
<
<
<
<
<
<
<
<
<
<
<
<
6
<
9&&
(
6
6
6
*1'
DDJ
7UDQVSDUHQWWRSYLHZ
DDJ
Fig 6.
Fig 7.
Pin description
Symbol
Pin
Description
address input 0
GND
12
ground (0 V)
15
VCC
24
supply voltage
74HC_HCT4067
5 of 28
74HC4067; 74HCT4067
NXP Semiconductors
7. Functional description
Table 3.
Function table[1]
Inputs
Channel ON
S3
S2
S1
S0
Y0 to Z
Y1 to Z
Y2 to Z
Y3 to Z
Y4 to Z
Y5 to Z
Y6 to Z
Y7 to Z
Y8 to Z
Y9 to Z
Y10 to Z
Y11 to Z
Y12 to Z
Y13 to Z
Y14 to Z
Y15 to Z
[1]
8. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
VCC
supply voltage
IIK
ISK
Min
Max
Unit
0.5
+11.0
20
mA
20
mA
ISW
switch current
25
mA
ICC
supply current
+50
mA
IGND
ground current
50
mA
Tstg
storage temperature
65
+150
74HC_HCT4067
Conditions
[1]
6 of 28
74HC4067; 74HCT4067
NXP Semiconductors
Table 4.
Limiting values continued
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
Ptot
Tamb = 40 C to +125 C
power dissipation
Min
Max
Unit
SO24 package
[2]
500
mW
SSOP24 package
[3]
500
mW
TSSOP24 package
[3]
500
mW
DHVQFN24 package
[4]
500
mW
100
mW
per switch
[1]
To avoid drawing VCC current out of terminal Z, when switch current flows in terminals Yn, the voltage drop across the bidirectional
switch must not exceed 0.4 V. If the switch current flows into terminal Z, no VCC current will flow out of terminals Yn. In this case there is
no limit for the voltage drop across the switch, but the voltages at Yn and Z may not exceed VCC or GND.
[2]
[3]
For SSOP24 and TSSOP24 packages: Ptot derates linearly with 5.5 mW/K above 60 C.
[4]
For DHVQFN24 package: Ptot derates linearly with 4.5 mW/K above 60 C.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
2.0
5.0
10.0
74HC4067
VCC
supply voltage
VI
input voltage
GND
VCC
VSW
switch voltage
GND
VCC
t/V
VCC = 2.0 V
625
ns
VCC = 4.5 V
1.67
139
ns
Tamb
VCC = 6.0 V
83
ns
VCC = 10.0 V
31
ns
40
+25
+125
ambient temperature
74HCT4067
VCC
supply voltage
4.5
5.0
5.5
VI
input voltage
GND
VCC
VSW
switch voltage
GND
VCC
t/V
1.67
139
ns
Tamb
ambient temperature
40
+25
+125
74HC_HCT4067
VCC = 4.5 V
7 of 28
74HC4067; 74HCT4067
NXP Semiconductors
RON(peak)
Parameter
ON resistance (peak)
25 C
Conditions
Typ
Max
ON resistance (rail)
110
180
225
270
95
160
200
240
75
130
165
195
150
[1]
[1]
RON
Max
Max
(85 C) (125 C)
RON(rail)
40 C to +125 C Unit
[1]
90
160
200
240
80
140
175
210
70
120
150
180
VCC = 4.5 V
VCC = 6.0 V
VCC = 9.0 V
[1]
At supply voltages (VCC GND) approaching 2 V, the analog switch ON resistance becomes extremely non-linear. Therefore it is
recommended that these devices be used to transmit digital signals only, when using these supply voltages.
74HC_HCT4067
8 of 28
74HC4067; 74HCT4067
NXP Semiconductors
PQE
521
96:
9&&
9,/
(
<Q
9LV
*1'
,6:
Vis = 0 V to VCC
Vis = 0 V to VCC
(1) VCC = 4.5 V
V SW
R ON = --------I SW
Fig 8.
9LV9
DDJ
Fig 9.
Table 7.
Static characteristics 74HC4067
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VCC = 2.0 V
1.5
1.2
VCC = 4.5 V
3.15
2.4
VCC = 6.0 V
4.2
3.2
VCC = 9.0 V
6.3
4.7
VCC = 2.0 V
0.8
0.5
VCC = 4.5 V
2.1
1.35
VCC = 6.0 V
2.8
1.80
VCC = 9.0 V
4.3
2.70
VCC = 6.0 V
0.1
VCC = 10.0 V
0.2
per channel
0.1
all channels
0.8
0.8
Tamb = 25 C
VIH
VIL
II
IS(OFF)
IS(ON)
74HC_HCT4067
VI = VCC or GND
9 of 28
74HC4067; 74HCT4067
NXP Semiconductors
Table 7.
Static characteristics 74HC4067 continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol
Parameter
Conditions
ICC
supply current
CI
Min
Typ
Max
Unit
VCC = 6.0 V
8.0
VCC = 10.0 V
16.0
3.5
pF
VCC = 2.0 V
1.5
VCC = 4.5 V
3.15
VCC = 6.0 V
4.2
VCC = 9.0 V
6.3
VCC = 2.0 V
0.50
VCC = 4.5 V
1.35
VCC = 6.0 V
1.80
VCC = 9.0 V
2.70
VCC = 6.0 V
1.0
VCC = 10.0 V
2.0
per channel
1.0
all channels
8.0
8.0
VCC = 6.0 V
80.0
VCC = 10.0 V
160
input capacitance
Tamb = 40 C to +85 C
VIH
VIL
II
IS(OFF)
VI = VCC or GND
IS(ON)
ICC
supply current
Tamb = 40 C to +125 C
VIH
VIL
II
74HC_HCT4067
VCC = 2.0 V
1.5
VCC = 4.5 V
3.15
VCC = 6.0 V
4.2
VCC = 9.0 V
6.3
VCC = 2.0 V
0.50
VCC = 4.5 V
1.35
VCC = 6.0 V
1.80
VCC = 9.0 V
2.70
VCC = 6.0 V
1.0
VCC = 10.0 V
2.0
VI = VCC or GND
10 of 28
74HC4067; 74HCT4067
NXP Semiconductors
Table 7.
Static characteristics 74HC4067 continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
IS(OFF)
1.0
all channels
8.0
8.0
VCC = 6.0 V
160
VCC = 10.0 V
320
Conditions
Min
Typ
Max
Unit
IS(ON)
ICC
supply current
Table 8.
Static characteristics 74HCT4067
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol
Parameter
Tamb = 25 C
VIH
2.0
1.6
VIL
1.2
0.8
II
0.1
IS(OFF)
0.1
all channels
0.8
IS(ON)
0.8
ICC
supply current
8.0
ICC
60
216
pin Sn
50
180
3.5
pF
CI
input capacitance
Tamb = 40 C to +85 C
VIH
2.0
VIL
0.8
II
1.0
IS(OFF)
1.0
all channels
8.0
74HC_HCT4067
11 of 28
74HC4067; 74HCT4067
NXP Semiconductors
Table 8.
Static characteristics 74HCT4067 continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
IS(ON)
8.0
ICC
supply current
80.0
ICC
270
pin Sn
225
Tamb = 40 C to +125 C
VIH
2.0
VIL
0.8
II
1.0
IS(OFF)
1.0
all channels
8.0
IS(ON)
8.0
ICC
supply current
160
ICC
294
pin Sn
245
9&&
9&&
(
9,+
,6:
9LV
9,/
<Q
=
*1'
,6:
,6:
(
=
<Q
9RV
9LV
9RV
*1'
DDJ
DDJ
74HC_HCT4067
12 of 28
74HC4067; 74HCT4067
NXP Semiconductors
25 C
Conditions
Typ
tpd
propagation delay
Yn to Z; see Figure 12
40 C to +125 C Unit
Max
Max
Max
(85 C) (125 C)
[1][2]
VCC = 2.0 V
25
75
95
110
ns
VCC = 4.5 V
15
19
22
ns
VCC = 6.0 V
13
16
19
ns
VCC = 9.0 V
11
14
ns
VCC = 2.0 V
18
60
75
90
ns
VCC = 4.5 V
12
15
18
ns
VCC = 6.0 V
10
13
15
ns
10
12
ns
VCC = 2.0 V
74
250
315
375
ns
VCC = 4.5 V
27
50
63
75
ns
Z to Yn
VCC = 9.0 V
toff
turn-off time
[3]
VCC = 5.0 V; CL = 15 pF
27
ns
VCC = 6.0 V
22
43
54
64
ns
VCC = 9.0 V
20
38
48
57
ns
VCC = 2.0 V
83
250
315
375
ns
VCC = 4.5 V
30
50
63
75
ns
VCC = 5.0 V; CL = 15 pF
29
ns
VCC = 6.0 V
24
43
54
64
ns
VCC = 9.0 V
21
38
48
57
ns
VCC = 2.0 V
85
275
345
415
ns
VCC = 4.5 V
31
55
69
83
ns
VCC = 6.0 V
25
47
59
71
ns
VCC = 9.0 V
24
42
53
63
ns
VCC = 2.0 V
94
290
365
435
ns
VCC = 4.5 V
34
58
73
87
ns
VCC = 6.0 V
27
47
62
74
ns
VCC = 9.0 V
25
45
56
68
ns
Sn to Yn
E to Z
Sn to Z
74HC_HCT4067
13 of 28
74HC4067; 74HCT4067
NXP Semiconductors
Table 9.
Dynamic characteristics 74HC4067 continued
GND = 0 V; tr = tf = 6 ns; CL = 50 pF unless specified otherwise; for test circuit see Figure 14.
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol Parameter
ton
turn-on time
25 C
Conditions
40 C to +125 C Unit
Typ
Max
VCC = 2.0 V
80
275
345
415
ns
VCC = 4.5 V
29
55
69
83
ns
VCC = 5.0 V; CL = 15 pF
26
ns
VCC = 6.0 V
23
47
59
71
ns
VCC = 9.0 V
17
42
53
63
ns
VCC = 2.0 V
88
300
375
450
ns
VCC = 4.5 V
32
60
75
90
ns
VCC = 5.0 V; CL = 15 pF
29
ns
VCC = 6.0 V
26
51
64
77
ns
VCC = 9.0 V
18
45
56
68
ns
VCC = 2.0 V
85
275
345
415
ns
VCC = 4.5 V
31
55
69
83
ns
VCC = 6.0 V
25
47
59
71
ns
VCC = 9.0 V
18
42
53
63
ns
VCC = 2.0 V
94
300
375
450
ns
VCC = 4.5 V
34
60
75
90
ns
VCC = 6.0 V
27
51
64
77
ns
19
45
56
68
ns
29
pF
Max
Max
(85 C) (125 C)
[4]
Sn to Yn
E to Z
Sn to Z
VCC = 9.0 V
power dissipation
capacitance
CPD
[5]
[1]
[2]
Due to higher Z terminal capacitance (16 switches versus 1) the delay figures to the Z terminal are higher than those to the Y terminal.
[3]
[4]
[5]
74HC_HCT4067
14 of 28
74HC4067; 74HCT4067
NXP Semiconductors
propagation delay
tpd
25 C
Conditions
40 C to +125 C Unit
Typ
Max
15
19
22
ns
12
15
18
ns
VCC = 4.5 V
26
55
69
83
ns
VCC = 5.0 V; CL = 15 pF
26
ns
VCC = 4.5 V
31
55
69
83
ns
VCC = 5.0 V; CL = 15 pF
30
ns
30
60
75
90
ns
35
60
75
90
ns
VCC = 4.5 V
32
60
75
90
ns
VCC = 5.0 V; CL = 15 pF
32
ns
VCC = 4.5 V
35
60
75
90
ns
VCC = 5.0 V; CL = 15 pF
33
ns
38
65
81
98
ns
38
65
81
98
ns
29
pF
Yn to Z; see Figure 12
Max
Max
(85 C) (125 C)
[1][2]
VCC = 4.5 V
Z to Yn
VCC = 4.5 V
turn-off time
toff
[3]
Sn to Yn
E to Z
VCC = 4.5 V
Sn to Z
VCC = 4.5 V
turn-on time
ton
[4]
Sn to Yn
E to Z
VCC = 4.5 V
Sn to Z
VCC = 4.5 V
power dissipation
capacitance
CPD
[5]
[1]
[2]
Due to higher Z terminal capacitance (16 switches versus 1) the delay figures to the Z terminal are higher than those to the Y terminal.
[3]
[4]
[5]
74HC_HCT4067
15 of 28
74HC4067; 74HCT4067
NXP Semiconductors
12. Waveforms
9LVLQSXW
W3/+
W3+/
9RVRXWSXW
DDG
9,
(6QLQSXWV
90
9
W3/=
W3=/
9RVRXWSXW
W3+=
W3=+
9RVRXWSXW
VZLWFK21
VZLWFK21
VZLWFK2))
DDG
Measurement points
Type
VI
74HC4067
VCC
0.5VCC
74HCT4067
3.0 V
1.3 V
74HC_HCT4067
VM
16 of 28
74HC4067; 74HCT4067
NXP Semiconductors
9,
W:
QHJDWLYH
SXOVH
90
9
WI
WU
WU
WI
9,
SRVLWLYH
SXOVH
9
90
90
90
W:
9&& 9LV
38/6(
*(1(5$725
9&&
9RV
9,
5/
'87
57
6
RSHQ
&/
*1'
DDJ
Test data
Test
Input
Output
S1 position
Control E
Address Sn
VI[1]
VI[1]
Vis
CL
RL
tPHL, tPLH
GND
GND or VCC
GND to VCC
6 ns
50 pF
open
tPHZ, tPZH
GND to VCC
GND to VCC
VCC
6 ns
50 pF, 15 pF
1 k
GND
tPLZ, tPZL
GND to VCC
GND to VCC
GND
6 ns
50 pF, 15 pF
1 k
VCC
[1]
Switch Z (Yn)
74HC_HCT4067
17 of 28
74HC4067; 74HCT4067
NXP Semiconductors
Conditions
THD
Min
Typ
Max
Unit
0.04
0.02
0.12
0.06
50
dB
50
dB
fi = 1 kHz
fi = 10 kHz
VCC = 4.5 V; Vis(p-p) = 4.0 V
VCC = 9.0 V; Vis(p-p) = 8.0 V
iso
isolation (OFF-state)
[1]
VCC = 4.5 V
VCC = 9.0 V
f(-3dB)
3 dB frequency response
switch capacitance
Csw
[2]
VCC = 4.5 V
90
MHz
VCC = 9.0 V
100
MHz
independent pins Y
pF
common pin Z
45
pF
[1]
[2]
Adjust input voltage Vis to 0 dBm level at Vos for fi = 1 MHz (0 dBm = 1 mW into 50 ). After set-up, fi is increased to obtain a reading of
3 dB at Vos.
9&&
9&&
(
9,/
5/
=
*1'
9RV
5/
&/
'
DDJ
74HC_HCT4067
18 of 28
74HC4067; 74HCT4067
NXP Semiconductors
DDH
LVR
G%
ILN+]
a. Isolation (OFF-state)
9&&
(
9,+
9LV
9&&
)
IL
5/
<Q
=
*1'
9RV
5/
&/
G%
DDJ
b. Test circuit
VCC = 4.5 V; GND = 0 V; RL = 600 ; Rsource = 1 k.
74HC_HCT4067
19 of 28
74HC4067; 74HCT4067
NXP Semiconductors
DDJ
9RV
G%
ILN+]
9,/
9LV
9&&
)
5/
<Q
=
*1'
IL
9RV
5/
&/
G%
DDJ
b. Test circuit
VCC = 4.5 V; GND = 0 V; RL = 50 ; Rsource = 1 k.
74HC_HCT4067
20 of 28
74HC4067; 74HCT4067
NXP Semiconductors
627
'
(
$
;
F
+(
\
Y 0 $
=
4
$
$
$
$
SLQLQGH[
/S
/
H
ES
GHWDLO;
Z 0
PP
VFDOH
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
PP
LQFKHV
=
R
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG
5()(5(1&(6
287/,1(
9(56,21
,(&
-('(&
627
(
06
-(,7$
(8523($1
352-(&7,21
,668('$7(
21 of 28
74HC4067; 74HCT4067
NXP Semiconductors
6623SODVWLFVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
'
627
(
$
;
F
+(
\
Y 0 $
=
4
$
$
$
$
SLQLQGH[
/S
/
Z 0
ES
H
GHWDLO;
PP
VFDOH
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
PP
R
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
5()(5(1&(6
,(&
-('(&
-(,7$
(8523($1
352-(&7,21
,668('$7(
02
22 of 28
74HC4067; 74HCT4067
NXP Semiconductors
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
'
627
(
$
;
F
+(
\
Y 0 $
=
4
$
SLQLQGH[
$
$
$
/S
/
GHWDLO;
Z 0
ES
H
PP
VFDOH
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
PP
R
R
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
5()(5(1&(6
,(&
-('(&
-(,7$
(8523($1
352-(&7,21
,668('$7(
02
23 of 28
74HC4067; 74HCT4067
NXP Semiconductors
'+94)1SODVWLFGXDOLQOLQHFRPSDWLEOHWKHUPDOHQKDQFHGYHU\WKLQTXDGIODWSDFNDJH
QROHDGVWHUPLQDOVERG\[[PP
'
%
627
$
$
(
$
F
GHWDLO;
WHUPLQDO
LQGH[DUHD
&
H
WHUPLQDO
LQGH[DUHD
H
\ &
Y 0 & $ %
Z 0 &
E
\
/
H
(K
;
'K
PP
VFDOH
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
E
F
'
' K
(
( K
H
H
H
/
Y
Z
\
\
PP
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
5()(5(1&(6
287/,1(
9(56,21
,(&
-('(&
-(,7$
627
(8523($1
352-(&7,21
,668('$7(
24 of 28
74HC4067; 74HCT4067
NXP Semiconductors
Revision history
Document ID
Release date
Change notice
Supersedes
74HC_HCT4067 v.6
20150522
74HC_HCT4067 v.5
Modifications:
74HC_HCT4067 v.5
Modifications:
20111213
74HC_HCT4067 v.4
74HC_HCT4067 v.4
20110518
74HC_HCT4067 v.3
74HC_HCT4067 v.3
20071015
74HC_HCT4067_CNV v.2
Product specification
74HC_HCT4067
25 of 28
74HC4067; 74HCT4067
NXP Semiconductors
Product status[3]
Definition
Development
This document contains data from the objective specification for product development.
Qualification
Production
[1]
Please consult the most recently issued document before initiating or completing a design.
[2]
[3]
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
16.2 Definitions
Draft The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
16.3 Disclaimers
Limited warranty and liability Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74HC_HCT4067
26 of 28
74HC4067; 74HCT4067
NXP Semiconductors
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
74HC_HCT4067
27 of 28
NXP Semiconductors
74HC4067; 74HCT4067
16-channel analog multiplexer/demultiplexer
18. Contents
1
2
3
4
5
6
6.1
6.2
7
8
9
10
11
12
13
14
15
16
16.1
16.2
16.3
16.4
17
18
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Ordering information . . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
Pinning information . . . . . . . . . . . . . . . . . . . . . . 5
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5
Functional description . . . . . . . . . . . . . . . . . . . 6
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 6
Recommended operating conditions. . . . . . . . 7
Static characteristics. . . . . . . . . . . . . . . . . . . . . 8
Dynamic characteristics . . . . . . . . . . . . . . . . . 13
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Additional dynamic characteristics . . . . . . . . 18
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 21
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 25
Legal information. . . . . . . . . . . . . . . . . . . . . . . 26
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 26
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Contact information. . . . . . . . . . . . . . . . . . . . . 27
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section Legal information.