Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Fall 2015
Assignment #1
Topics: Differential Pairs, Active Loads, Small Signal Analysis
Due Date: Sept. 30, 2015
Problem 1: (Section 7.1) For the differential amplifier specified in problem
7.1 of Sedra and Smith, assume G2 has been grounded (0 V) and vG1 has
been adjusted to yield iD1 = 0.11 mA and iD2 = 0.09 mA.
(a) What are the corresponding values of vGS1, vGS2, vS , and vid? [vGS1 =
0.97 V, vGS2 = 0.94 V, vS = -0.94 V, vid = 0.03 V ]
(b) What is the differential voltage gain (vD2 vD1/vid)? [3.33 ]
Problem 2: (Section 7.1) Sedra and Smith: Chapter 7, problem 7.8. [VGS =
0.99 V, gm = 1.06 mA/V, vid = 0.27 V, Ibias = 800 A]
Problem 3: (Section 7.2) We would like to design an NMOS differential
amplifier that operates with a differential input voltage as high as vid =
0.2 V. To keep the gain characteristics reasonably linear, we need the
value under the square root in Equation (7.23) of Sedra and Smith to be
no smaller than 0.9. Finally, assume that nCox = 100 A/V2 and a gm of
3 mA/V is required.
(a) What overdrive voltage (VOV ) is required for the transistors? [0.316 V ]
(b) What current (I) should the pair be biased with? [0.95 mA]
(c) What W/L ratio should the transistors be sized with? [95 ]
(d) What differential gain results for RD = 5 k, neglecting channel length
modulation? [15 ]
(e) What is the differential output voltage corresponding to the maximum
differential input voltage? [3 V ]
Problem 4: (Section 7.2) Consider the differential pair shown in Fig. 7.4 of
Sedra and Smith, where vid is a small signal sine wave. The pair is biased
with I = 300
A, and nCox = 100 A/V2. A design error has resulted in a sizing mismatch
between the transistors, with (W/L)1 = 10 and (W/L)2 = 20. You may neglect
channel length modulation.
(a) What are the steady state bias currents for each transistor, ID1 and ID2?
[ID1 = 100 A, ID2 = 200 A]
(b) What is VOV for the two transistors? [0.447 V ]
(c) What is the differential gain (Ad) assuming RD = 5 k? [6.71 ]
]
]
(c) What is the small signal voltage gain, vout/vsig ? [-1.24 V/V