Patent application title: METHOD FOR IMPLEMENTATION AND PARAMETER SETTINGS OF A VOLTAGE ENH

Inventors: Avner Elia

Agents: MARSTELLER & ASSOCIATES
Assignees: PARAGON COMMUNICATIONS LTD.
Origin: DALLAS, TX US
IPC8 Class: AH03F316FI
USPC Class: 330277
Patent application number: 20090278605
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------
Abstract:
Voltage Enhancement Circuitry (VEC) for amplifiers, suitable of being implemented as an Int
Claims:
1. A Voltage Enhancement Circuitry (VEC) for amplifiers, suitable of being implemented as a
2. Circuitry according to claim 1, further comprising a coupling capacitor and an RF transf
3. Circuitry according to claim 2, further comprising apparatus for feeding enhancement pow
4. Circuitry according to claim 1, in which the threshold programming module further compri
5. Circuitry according to claim 1, in which the Upper Valve (UV) of the VEC driver further
6. Circuitry according to claim 5, in which feedback components are implemented externally
7. Circuitry according to claim 1, in which the VEC driver further comprises two separate f
Description:
FIELD OF THE INVENTION
[0001]The present invention relates to the field of power amplifiers. More particularly, th
BACKGROUND OF THE INVENTION
[0002]The technique of eXcess eNvelope eNhancement (XNN.RTM.) for power amplifiers (PA) is
[0003]A Voltage Enhancement Circuit (VEC.TM.), as disclosed, for example, in U.S. Pat. No.
[0004]All the methods described above have not yet provided satisfactory solutions to the p
[0005]It is an object of the present invention to propose a method and circuitry for provid
[0006]It is another object of the present invention to propose a method for providing an im
[0007]Other objects and advantages of the invention will become apparent as the description
SUMMARY OF THE INVENTION
[0008]The present invention is directed to a Voltage Enhancement Circuitry (VEC) for amplif
[0015]The circuitry may further comprise a coupling capacitor and an RF transformer, throug
[0016]The Upper Valve (UV) of the VEC driver further may comprise a feedback with component
[0017]The VEC driver may further comprise two separate fast drive circuits for driving its
BRIEF DESCRIPTION OF THE DRAWINGS
[0018]The above and other characteristics and advantages of the invention will be better un
[0019]FIG. 1 schematically illustrates a typical implementation of XNN.RTM. PA;
[0020]FIG. 2 schematically illustrates the internal block diagram of VEC.TM. chip;
[0021]FIG. 3 schematically illustrates an implementation of an I-Boost circuit, according t
[0022]FIG. 4 schematically illustrates an implementation of a threshold-programming circuit
[0023]FIG. 5 schematically illustrates a modification of the discrete implementation, for e
[0024]FIG. 6 schematically illustrates another implementation for driving the P-channel and
[0025]FIG. 7 schematically illustrates an of the VEC.TM. driver, according to a preferred e
[0026]FIG. 8 schematically illustrates an implementation of an N-Type Upper Valve (UV), acc
DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
[0027]Robust implementation of the VEC.TM. in a VLSI chip is a major challenge, considering
[0028]A typical implementation of XNN.RTM. PA is illustrated in FIG. 1 and the internal blo
[0029]VEC.TM. Chip Implementation
[0030]There are several options for EC implementation. They include one configuration calle
[0031]The basic VEC.TM. and the DEC differ mainly in the out-of-chip components. In additio
[0032]In a basic VEC.TM. chip the current of the output stage's upper transistor called the
[0033]Internal Block Typical Implementation
[0034]I-Boost
[0035]FIG. 3 schematically illustrates an implementation of an I-Boost circuit, according t
[0036]Threshold Programming
[0037]FIG. 4 describes one implementation of a threshold-programming circuit, according to
[0038]DC Biases and Control
[0039]The discrete implementation of the VEC.TM. chip contains some AC coupling capacitors.
[0040]FIG. 5 and FIG. 6 are conceptual implementations of the bias shifting. FIG. 5 illustr
[0041]FIG. 6 illustrates a second approach for driving the P-channel and the N-channel outp
[0042]The VEC.TM. Driver
[0043]The VEC.TM. driver is the core of the VEC.TM. circuit. It contains a push-pull stage
[0044]FIG. 7 describes a possible implementation of the VEC.TM. driver, according to a pref
[0045]FIG. 8 shows an implementation of an N-Type Upper Valve (UV), according to a preferre
[0046]The above examples and description have of course been provided only for the purpose