Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Analog Switches
Application Note
Introduction
The following text describes the basic test procedures that
can be used for most Intersil CMOS switches. Various test
conditions are used with the various switches. Table 1 has
been included to help define the specific test setups to be
used with each variety of switch. One additional note, all
schematics assume an open switch for high logic inputs
(i.e., NC).
October 2002
AN557.1
IDS
VDS
V
RON = DS
IDS
+15V
DC Switch Parameters
The analog signal range is the maximum input signal level
which can be switched to the output with minimal distortion.
For supply voltages lower than nominal, the analog signal
range should be restricted to the voltage span between the
supplies. Note that other parameters, such as ON
resistance and leakage currents, are guaranteed over a
smaller input range and tend to degrade toward the analog
limits (+VS and -VS). Intersil switches can tolerate the
positive analog signal limit (+VS) applied to one side of a
switch cell while the negative analog signal limit (-VS) is
applied to the other side (the switch must be open to avoid
excessive currents).
The analog signal range is measured (Figure 1) by
increasing an input waveform until the output shows
evidence of distortion or the maximum analog level is
reached (as stated in the maximum ratings section of the
data sheet).
.
+15V
VIN
VOUT
VIN
-15V
SEE TABLE 1 FOR SPECIFIC TEST CONDITIONS
DVM
1k
+DCV
-+
+15V
-15V
ISOFF
IDOFF
+ VIN
RON: ON RESISTANCE
ON resistance is the effective series on-switch resistance
measured from input to output under spedified conditions.
Note that RON typically changes with temperature (highest
at high temperature), and to a lesser degree with signal
voltage and current.
VIN
-15V
SEE TABLE 1 FOR SPECIFIC TEST CONDITIONS
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2002. All Rights Reserved
+15V
IDON
CHARGE INJECTION
Cycling a switch ON or OFF results in a small amount of
charge being injected into the analog signal path. This
charge injection is generated through the capactive coupling
between the digital control lines and the analog outputs. The
ensuing voltage spikes create an acquisition interval during
which the output level is invalid even when little or no steady
state level change is involved. The total net energy (charge
injection) coupled onto the analog lines is especially critical
when switching voltage to a capacitor since the injection
charge will change the capacitor voltage at the instant of
switching.
Charge injection, measured in pico-coulombs, is measued
with the aid of the circuit in Figure 6.
VIN
+15V
-15V
VOUT
CL
VA
0V
-15V
VIN S
VA
0V
OFF ISOLATION
Off isolation is the degree of attenuation seen at the output
of an Open switch when a high frequency signal is applied
to the input. This feed through occurs through the sourcebody and drain-body capacitances and has a greater effect
at higher frequencies. Off isolation is usually specified in
decibels where Off Isolation = 20Log (VOUT/VIN), see Figure
7. The islolation generally decreases by 10dB/decade with
increasing frequency.
V OUT
OFF ISOLATION = 20 LOG ---------------- ( dB )
V IN
VOUT
+15V
A
RL
CL
-15V
DIGITAL
INPUT
VIN
VOUT
VAH
50%
1k
VAL
tON
SWITCH
OUTPUT
CL
50%
tOFF1
90%
90%
10%
-15V
tOFF2
SEE TABLE 1 FOR SPECIFIC TEST CONDITIONS
SEE TABLE 1 FOR SPECIFIC TEST CONDITIONS
SETTING TIME
V OUT2
CROSSTALK = 20 LOG ------------------- ( dB )
V IN1
+15V
VIN1
D1
S1
VOUT1
+15V
CL
RL
D2
RIN
TO
SCOPE
-VIN
VOUT2
5k
+15V
5k
CL
RL
VIN
0V
-15V
VA
RL
VOUT
CL
-15V
T(BBM): BREAK-BEFORE-MAKE-DELAY
The break-before-make-delay T(BBM) is the elapsed time
between the Turn Off of one switch and the corresponding
Turn On of another for a common change in logic states
(Figure 9). The delay measurement is taken at the 50%
levels of the output transitions. The T(BBM) delay prevents
the switches from being simultaneously closed during
switching transitions.
+TS
-TS
+15V
VIN S
1
VIN
D1
S2
VOUT1
D2
CL
0V
VA
RL
RL
VOUT2
CL
-15V
ON
SWITCH
OUTPUTS 0V
50%
OFF
ON
50%
0V
OFF
tBBM
OFF
50%
OUT1
ON
OUT2
50%
tBBM
+15V
I+
+15V
S
10V
VAL
D1
IAL
1k
VA A
1k
1k
I-
-15V
-15V
+15V
10V
VAH
IAH
1k
-15V
SEE TABLE 1 FOR SPECIFIC TEST CONDITIONS
+15V
CDSOFF
D
CDOFF
CSOFF
A
CA
-15V
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporations quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
5
VAL = 0.8V
VAH = 2.4V
VAL = 0.8V
VAH = 2.4V
VIN = +10V
RL = 1k
VAL = 0.8V
VAH = 3.0V
HI-5042
Thru
HI-5051
VIN = +10V
VIN = +3V
RL = 300
CL = 33pF
VA = 5V, 0V
VAL = 0.8V
VAH = 4.0V
HI-390
VIN = +10V
IDS = 1mA
VIN = +3V
RL = 300
CL = 33pF
VA = 5V, 0V
VAL = 3.5V
HI-307
VIN = +3V
RL = 300
CL = 33pF
VA = 4V, 0V
VIN = +10V
RL = 1k
CL = 35pF
VA = 3V, 0V
VIN = +14V
VIN = +10V
IDS = 1mA
VIN = +10V
VA = 0V, 4V
RL = 1k
CL = 35pF
VIN = +10V
RL = 1k
CL = 35pF
VA = 0V, 4V
tON, tOFF
VIN = +14V
VIN = +14V
IS, ID
VIN = +10V
IDS = 1mA
VIN = +10V
IDS = 1mA
RON
VAL = 0.8V
VAH = 4.0V
VL = 5V
VR = 0V
VREF
OPEN
VREF
OPEN
LOGIC
REFERENCE
HI-303
HI-201
HI-200
LOGIC
LEVELS
C = 10000pF
C = 10000pF
VA = 5.0V
VIN = 2VP-P
f = 100kHz
RL = 100
CL = 15pF
RIN = 0
VIN = 2VP-P
f = 100kHz
RL = 100
CL = 15pF
VIN = 1VRMS
f = 500kHz
RL = 1k
CL = 15pF
VIN = 1VRMS
f = 500kHz
RL = 1k
CL = 15pF
C = 10000pF
VA = 5.0V
VIN = 3VRMS
f = 100kHz
RL = 1k
CL = 10pF
VA = 3V, 0V
VIN = 3VRMS
f = 100kHz
RL = 1k
CL = 10pF
VA = 5V, 0V
VIN = 3VRMS
f = 100kHz
RL = 1k
CL = 10pF
VA = 5V, 0V
VIN = 1VRMS
f = 500kHz
RL = 1k
CL = 15pF
VIN = 3VRMS
f = 100kHz
RL = 1k
VA = 3V, 0V
RIN = 1k
CROSSTALK
OFF
ISOLATION
C = 10000pF
VA = 5.0V
C = 1000pF
CHARGE
INJECTION
CL = 35pF
VA = 3V, 0V
VIN = +10V
RL = 1k
SETTLING
TIME
VAL = 0V
VAH = 5V
RL = 300
CL = 33pF
VIN = +3V
VAL = 0V
VAH = 5V
RL = 300
CL = 33pF
VIN = +3V
VAL = 0V
VAH = 5V
RL = 300
CL = 33pF
VIN = +3V
VAL = 0V
VAH = 4V
VAL = 0V
VAH = 4V
BREAKBEFOREMAKE
VA = 0V
or
VA = 3.0V
VA = 0.8V
or
VA = 4.0V
VAL min = 0V
VAH max = 5V
VAL min = 0V
VAH max = 5V
VA = 0V
or
VA = 15V
VA = 0.8V
or
VA = 4.0V
VA = 0V
or
VA = 3V
VA = 0V
or
VA = 3V
VA = 0V
or
VA = 3V
POWER
DISSIPATION
VAL min = 0V
VAH max = 15V
VAL min = 0V
VAH max = 5V
VAL min = 0V
VAH max = 5V
VAL min = 0V
VAH max = 5V
VAL min = 0V
VAH max = 5V
IAL, IAH