Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
AN8014S
Step-down, step-up, or inverting DC-DC converter control IC
Overview
Unit: mm
10.10.3
(0.15)
4.20.3
6.50.3
16
(0 to 10)
Features
1.50.2
0.3
0.10.1
Seating plane
Applications
On/off
active-high
16
CT
Triangular
wave OSC
VREF
2.5V
OFF
DTC
VREF
Block Diagram
RT
Constant
current
source
1 A
Latch
R
Q
10 A
Boot
strap
15
14
PWM
comp.
13
R
Latch Q
VCC
CB
Out
Error amp.
IN+
IN
S.C.P.
comp.
FB
12
PGND
11
SGND
S.C.P.
CLM
Q
U.V.L.O.
10
AN8014S
Voltage regulators
Pin Descriptions
Pin No.
Description
Pin No.
Description
Not connected
10
11
Signal ground
Dead-time control
12
13
protection delay
14
Bootstrap output
15
Supply voltage
16
On/off control
Symbol
Rating
Unit
VCC
35
ICC
mA
PD
143
mW
Topr
30 to +85
Tstg
40 to +125
VON/OFF
VCC
VI
0.3 to VREF
VDTC
0.3 to VREF
VOUT
35
IO
100
mA
IO(Peak)
1 000
mA
VCB
35
ICB
100, 150
mA
ICBP
500, 1 000
mA
VCLM
VCC
Supply voltage
Supply current
Power dissipation
*2
*1
*1
Note) 1. *1: Except for the operating ambient temperature and storage temperature, all ratings are for Ta = 25C.
*2: At Ta = 85C
2. Do not apply external currents or voltages to any pins not specifically mentioned.
For circuit currents, '+' denotes current flowing into the IC, and '' denotes current flowing out of the IC.
Symbol
VCC
Range
Unit
3.6 to 34
3.6 to 17
Voltage regulators
AN8014S
Symbol
Conditions
Min
Typ
Max
Unit
2.522
2.6
2.678
VREF
IREF = 1 mA
Line
VCC = 3.6 V to 34 V
16
25
mV
Load regulation
Load
IREF = 0.1 mA to 1 mA
10
mV
U.V.L.O. block
Circuit operation start voltage
VUON
2.8
3.1
3.4
Hysteresis width
VHYS
60
140
180
mV
VIO
mV
IB
500
25
nA
VICR
0.1
0.8
VEH
VREF
0.3
VREF
0.1
VEL
0.1
0.3
Input current
IDTC
VDT-L
Duty 0%
0.45
0.65
VDT-H
Duty 100%
1.2
1.4
Output block
Oscillator frequency
fOUT
CT = 120 pF, RT = 15 k
196
218
240
kHz
Output duty
Du
RDTC = 75 k
47
52
57
VOL
IO = 70 mA
1.0
1.3
VOH
IO = 70 mA
VCB
2.0
VCB
1.0
VINCB
ICB = 70 mA
VCC
1.2
VCC
1.0
VCC
0.8
VTHPC
0.70
0.75
0.80
VSTBY
30
120
mV
VIN
30
120
mV
Charge current
ICHG
VTH
VCLM
0.8
2.0
AN8014S
Voltage regulators
Symbol
Conditions
Min
Typ
Max
Unit
ICC
5.0
7.0
mA
ICC(SB)
Whole device
Total consumption current
Standby current
Design reference data
Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.
Parameter
Symbol
Conditions
Limit
Unit
VTC1
Ta = 30C to +25C
VTC2
Ta = 25C to 85C
IOS
40
mA
mA
110
70
dB
ISINK
VFB = 0.9 V
Open-loop gain
AG
Output block
Frequency supply voltage
characteristics
fdV
Frequency temperature
characteristics 1
fdT1
Frequency temperature
characteristics 2
fdT2
VRT
0.4
VTHL
1.87
200
ns
Oscillator block
RT pin voltage
Short-circuit protection circuit block
Comparator threshold voltage
tDLY
Voltage regulators
AN8014S
I/O
Equivalent circuit
Description
VREF:
Outputs the reference voltage
2.6 V (allowance: 3%)
Incorporating short-circuit protection
against ground.
VCC
VREF
1
RT:
Connection for the timing resistor which
decides the oscillator frequency. Use a resistor in the range 5.1 k to 30 k. The
pin voltage is approx. 0.4 V.
VREF
DTC
S.C.P.
100
2 RT( 0.4 V)
VREF
To PWM input
IO
CT
3
OSC
comp.
2IO
VREF
PWM comparator
input
DTC 4
CDTC
2
RT
IDTC
RDTC
CT:
Connection for the timing capacitor which
decides the oscillator frequency. Use a capacitor in the range 100 pF to 10 000 pF.
For the oscillator frequency setting, refer
to the "Application Notes, [1] Function
descriptions" section. Use an oscillator frequency in the range 5 kHz to 500 kHz.
DTC:
Connection for a resistor and a capacitor
that set the dead-time and soft start period
of PWM output.
Input current IDTC is decided by the timing
resistor RT which controls sample to sample
variations and temperature variations.
It is approx. 13.2 A when RT = 15 k.
VRT 1
[A]
IDTC =
RT
2
AN8014S
Voltage regulators
I/O
Equivalent circuit
Description
S.C.P.:
Connection for the capacitor that sets the
soft start period and the timer latch shortcircuit protection circuit time constant.
Use a capacitor with a value of 1 000 pF
or higher.
The charge current ICHG is decided by the
timing resistor RT which controls sample
to sample variations and temperature variations.
It is approx. 2.3 A when RT = 15 k.
VRT 1
ICHG =
[A]
RT 11
VREF
ICHG
Latch
U.V.L.O.
output
S
R
0.75 V
5 S.C.P.
IN+:
Noninverting input to the error amplifier.
Use the common-mode input in the range
0.1 V to +0.8 V.
VREF
IN
IN+
VREF
Source current
8 FB
Sink current
10
10 CLM
CLM
comp.
FB:
Output from the error amplifier.
The source current is approx. 110 A and
sink current is approx. 8 mA.
Correct the frequency characteristics of
the gain and the phase by connecting a resistor and a capacitor between this pin
and IN pin.
N.C.: Not connected.
VCC
0.1 V
50 A
IN:
Inverting input to the error amplifier.
Use the common-mode input in the range
0.1 V to +0.8 V.
50 A
CLM:
Detects the overcurrent state in switching
transistor.
Insert a resistor with a low resistance between
this pin and VCC to detect overcurrent states.
When this pin falls to a level 95 mV or
more lower than VCC , the PWM output is
turned off for that period thus narrowing
the width of the on-period.
(This implements a pulse-by-pulse
overcurrent protection technique.)
Voltage regulators
AN8014S
I/O
11
Equivalent circuit
12
SGND
13
GND
Out:
Totem pole output.
A constant output current of 100 mA or a
peak output current of 1 A can be ob-
VCC
14 CB
14
13 Out
15
Description
tained.
CB:
Bootstrap output.
Connect a bootstrap capacitor between
this pin and the n-channel MOSFET sourceside pin of the switching element when
using a step-down voltage circuit.
Short-circuit this pin and the VCC pin when
using a step-up voltage circuit.
VCC: Power supply.
15
VCC
16
OFF
16
17 k
13 k
OFF:
Controls the on/off state.
When the input is high: normal operation
(VOFF > 2.0 V)
When the input is low: standby mode
(VOFF < 0.8 V)
In standby mode, the total current consumption is held to under 10 A.
Application Notes
[1] Function descriptions
1. Reference voltage block
This block is composed of the band gap circuit and outputs the temperature compensated reference voltage (2.6
V) to the VREF pin (pin 1). The reference voltage is stabilized when the supply voltage is 3.6 V or more and used
as the operating power supply in IC. It is possible to take out a load current of up to 1 mA.
AN8014S
Voltage regulators
1
IO
=
t1 + t 2
2 CT (VCTH VCHL)
VRT
0.4
IO = 1.7
= 1.7
RT
RT
Because VCTH VCTL = 0.88 V
1
fOSC
[Hz]
2.59 CT RT
fOSC =
t2
Charging Discharging
13
IN 7
VOUT
R1
R4
8
RNF
FB
CNF
R2
Voltage regulators
AN8014S
[A]
RT
11
When the external capacitor CS is charged up to approximately 0.75 V, the latch circuit will be turned on. Then
the totem-pole output pin will be set to low level and the dead-time will be set to 100%.
When the latch circuit is turned on, the S.C.P. pin will discharge electricity till the voltage on the S.C.P. pin
reduces to approximately 30 mV. The latch circuit cannot be, however, reset until power supply to the AN8014S
is turned off.
VREF
ICHG
Error amp.
IN+ 6
IN 7
FB 8
S.C.P.
comp.
Q
Cut output off
R Q
Latch
Q1
Q2
1.82 V
5
S.C.P.
CS
AN8014S
Voltage regulators
VCTH
VREF
DTC
waveform
VDTC
IDTC
CT
FB
VCTL
tOFF
tON
PWM
DTC
Out waveform
Off
On
Off
RDTC
CDTC
RT
2
RDTC
1
[V]
VDTC = IDTC RDTC = VRT
RT
2
Example) When fOSC = 215 [kHz] (RT = 15 k, CT = 120 pF) and RDTC = 75 [k]
VCTH is approximately 1.32 V, VCTH is approximately 0.44 V, and VRT is approximately 0.4 V.
Therefore, the following are obtained.
IDTC 13.3 [A]
VDTC 0.99 [V]
Du 52.3 [%]
There may be an operational delay of the PWM comparator and a difference in peak and trough values of the
triangular wave oscillation. Discrepancies between the values obtained from the above formulas and the actual
values may occur, in which case adjust the values on the mounting substrate.
In starting, if the capacitor CDTC is added in parallel to the external resistor RDTC , and the output pulse width
are gradually widened, the AN8014S will be in soft-start operation. Thus the overshoot at the output of DC-DC
converters can be prevented.
10
Voltage regulators
AN8014S
0.44 V
High
Output waveform (Out)
Low
VCC
VCC 95 mV
(1) Overcurrent detection
tDLY : Delay time
High
Low
High
Low
(4) Latch reset
1
[Hz]
2C1R2
C1
R2
Out
In
R1
V-Out
CLM
11
AN8014S
Voltage regulators
M1
VCC
15
VD1
PWM comparator
CT
DTC
FB
V-Out
VGS
SBD
D1
Q1
CB
I1
14 CB
I2
VCB
13 Out
Q2
VCC
CB pin waveform
Turns off
Out pin waveform
0V
M1 source side waveform
VOL
VF
t1
t2
t3
M1 Off
M1 On
M1 Off
Voltage regulators
AN8014S
13
AN8014S
Voltage regulators
Low
3.6 V
2.6 V
Power supply
turning on
1.87 V
Triangular wave (CT)
1.32 V
0.44 V
0.03 V
High
Low
Software start operation
2.6 V
1.87 V
1.32 V
0.44 V
High
Out pin waveform
Low
0.75 V
S.C.P. pin voltage
Short-circuit protection
comparator output
0.03 V
tPE
High
Low
14
Voltage regulators
AN8014S
1.32 V
0.44 V
High
Out pin waveform
Low
VCC
VCC 95 mV
Overcurrent
detection
Latch set
High
Low
High
Low
Latch reset
518
500
400
360
Independent IC
without a heat sink
Rthja = 278C/W
PD = 360 mW (25C)
300
207
200
143
100
0
0
25
50
75 85
100
125
150
15
AN8014S
Voltage regulators
2.63
2.62
2.61
2.60
50
25
25
50
75
100
215
210
205
200
195
50
125
25
25
50
75
100
125
100
56
55
80
220
60
40
20
0
0.4
54
53
52
51
0.6
0.8
1.0
1.2
50
50
1.4
25
25
50
75
100
125
10 000
0.5
1 000
RT = 5.1 k
100
RT = 15 k
10
0.4
0.3
0.2
0.1
1
10
100
1 000
16
VCC = 12 V
ROUT = 10
10 000
0
1 000
5 000
10 000
Voltage regulators
AN8014S
3.9 k
0.1 F
75 k
47 F
3 CT
10
f = 200 kHz
Triangular
wave OSC
VREF
2.5V
OFF 16
Constant
current source
On/off
active-high
R
1 A
10
CLM
Latch
Q S
10 A
Boot
strap
U.V.L.O.
15 VCC
In
14 CB
33
0.039 F
15 k
120 pF
4 DTC
1 VREF
9.1 k
100 F
Out
5V
1 000 pF
2 RT
V1
0.1
PWM
comp.
13 Out
R
Latch Q
S
S.C.P. 5
IN+
IN
62 k
Error amp.
FB 8
S.C.P.
comp.
PGND 12
SGND 11
0.12 F
100 k
11 k
RT
CT
DTC
VREF
In
16
2
Triangular
wave OSC
VREF
2.5V
OFF
V1
Constant
current source
On/off
active-high
R
1 A
CLM
Latch
Q S
10 A
Boot
strap
U.V.L.O.
15 VCC
In
14
10
CB
PWM
comp.
13 Out
R
Latch Q
S
IN+
IN
Error amp.
FB
12
S.C.P.
comp.
PGND
SGND
11
S.C.P. 5
17
AN8014S
Voltage regulators
RT
CT
DTC
VREF
In
16
2
Triangular
wave OSC
VREF
2.5V
OFF
V1
Constant
current source
On/off
active-high
R
1 A
CLM
Latch
Q S
10 A
Boot
strap
U.V.L.O.
15 VCC
In
14 CB
10
PWM
comp.
13 Out
R
Latch Q
18
Error amp.
IN+
IN
V1
S.C.P.
comp.
FB
PGND
11
SGND
12
S.C.P. 5
1
VREF