Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
I terminali dellamplificatore
operazionale
Sedra/Smith
Sedra/Smith
Funzione e caratteristiche
dellamplificatore operazionale
ideale
A= guadagno differenziale
Sedra/Smith
Figure 2.4 Representation of the signal sources v1 and v2 in terms of their differential and common-mode components.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
La configurazione invertente
Sedra/Smith
A
v2-v1=vo/A=>0 v1=v2 cortocircuito virtuale
Sfasamento di 180
Microelectronic Circuits - Fifth Edition
Sedra/Smith
v0=A(v2-v1)
v2=0
v1=-v0/A
Se A G-R2/R1
Microelectronic Circuits - Fifth Edition
Sedra/Smith
R=vi/i1=vi/(vi/R1)=R1
Per avere alta resistenza di ingresso ed elevato guadagno R2 dovrebbe essere
troppo elevata (> decine di M) e questo farebbe perdere di idealit al funzionamento
delloperazionale.
Sedra/Smith
Esempio di possibile
configurazione ad alto guadagno
Figure 2.8 Circuit for Example 2.2. The circled numbers indicate the sequence of the steps in the analysis.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
10
Figure 2.9 A current amplifier based on the circuit of Fig. 2.8. The amplifier delivers its output current to R4. It has a
current gain of (1 + R2/R3), a zero input resistance, and an infinite output resistance. The load (R4), however, must be
floating (i.e., neither of its two terminals can be connected to ground).
Sedra/Smith
11
Figure E2.5
Microelectronic Circuits - Fifth Edition
Sedra/Smith
12
Esercizio 2.6
Figure E2.6
Microelectronic Circuits - Fifth Edition
Sedra/Smith
13
Applicazione: il circuito
sommatore
Sedra/Smith
14
Figure 2.11 A weighted summer capable of implementing summing coefficients of both signs.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
15
Sedra/Smith
16
Figure 2.13 Analysis of the noninverting circuit. The sequence of the steps in the analysis is indicated by the circled
numbers.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
17
Applicazione: buffer
Figure 2.14 (a) The unity-gain buffer or follower amplifier. (b) Its equivalent circuit model.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
18
Se A oppure A>>1+R2/R1
G=1+R2/R1
Microelectronic Circuits - Fifth Edition
Sedra/Smith
19
Esercizio 2.9
Figure E2.9
Microelectronic Circuits - Fifth Edition
Sedra/Smith
20
Esercizio 2.13
Figure E2.13
Microelectronic Circuits - Fifth Edition
Sedra/Smith
21
Esercizio 2.14
Si deve collegare un trasduttore caratterizzato da una tensione a circuito
Aperto di 1V ed una resistenza interna di 1M ad un carico di 1k.
Si determini la tensione sul carico se il collegamento viene fatto
(a) Direttamente
(b) Attraverso un inseguitore di tensione a guadagno unitario (buffer)
Sedra/Smith
22
Amplificatori differenziali
vid= tensione differenziale
Ad= guadagni differenziale
vicm= tensione di modo comune
Acm= guadagno di modo comune
Sedra/Smith
23
Amplificatore di differenza a
singolo stadio
Sedra/Smith
24
vo1=-R2/R1 vi1
vo2=( R4/(R3+R4))(1+R2/R1)vi2
vo=vo1+vo2=( R4/(R3+R4))(1+R2/R1)vi2-R2/R1vi1
Se si vuole pesare nella stessa maniera i due ingressi si deve porre:
( R4/(R3+R4))(1+R2/R1)= R2/R1 ovvero (R4/(R3+R4))(R1+R2)/R1=R2/R1
R4/(R3+R4)=R2/(R1+R2)
Questa condizione viene soddisfatta se R4/R3=R2/R1
vo=R2/R1 (vi2-vi1) Ad=R2/R1
Microelectronic Circuits - Fifth Edition
Sedra/Smith
25
Sedra/Smith
26
Resistenza di ingresso
dellamplificatore differenziale
Oltre a rigettare i segnali di modo comune, lamplificatore differenziale
normalmente dovrebbe avere unelevata resistenza di ingresso.
Per determinare la resistenza di ingresso tra i due terminali (cio la vid),
detta resistenza di ingresso differenziale Rid, si consderi R1=R3 e R2=R4
Vid=R1 ii+0+R1ii
Rid=2R1
Figure 2.19 Finding the input resistance of the difference amplifier for the case R3 = R1 and R4 = R2.
Sedra/Smith
27
Amplificatore da strumentazione
Figure 2.20 A popular circuit for an instrumentation amplifier: (a) Initial approach to the circuit; (b) The circuit in (a) with
the connection between node X and ground removed and the two resistors R1 and R1 lumped together. This simple wiring
change dramatically improves performance; (c) Analysis of the circuit in (b) assuming ideal op amps.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
28
Sedra/Smith
29
Figure 2.23 Frequency response of an amplifier with a nominal gain of +10 V/V.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
30
Sedra/Smith
31
Figure 2.25 (a) A noninverting amplifier with a nominal gain of 10 V/V designed using an op amp that saturates at 13-V
output voltage and has 20-mA output current limits. (b) When the input sine wave has a peak of 1.5 V, the output is
clipped off at 13 V.
Sedra/Smith
32
Figure 2.26 (a) Unity-gain follower. (b) Input step waveform. (c) Linearly rising output waveform obtained when the
amplifier is slew-rate limited. (d) Exponentially rising output waveform obtained when V is sufficiently small so that the
initial slope (vtV) is smaller than or equal to SR.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
33
Sedra/Smith
34
Figure 2.28 Circuit model for an op amp with input offset voltage VOS.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
35
Sedra/Smith
36
Figure 2.29 Evaluating the output dc offset voltage due to VOS in a closed-loop amplifier.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
37
Figure 2.30 The output dc offset voltage of an op amp can be trimmed to zero by connecting a potentiometer to the two
offset-nulling terminals. The wiper of the potentiometer is connected to the negative supply of the op amp.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
38
Integratori e derivatori
Figure 2.37 The inverting configuration with general impedances in the feedback and the feed-in paths.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
39
Sedra/Smith
40
Sedra/Smith
41
Integratore di Miller
i1=vi/R1
vo(t)=-vc(t)
Sedra/Smith
42
Sedra/Smith
43
Figure 2.41 Effect of the op-amp input bias and offset currents on the performance of the Miller integrator circuit.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
44
Figure 2.42 The Miller integrator with a large resistance RF connected in parallel with C in order to provide negative
feedback and hence finite gain at dc.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
45
Esempio 2.7
Si determini luscita prodotta da un integratore di Miller in
risposta ad un impulso di ingresso di ampiezza 1V e durata 1ms.
Siano R1=10k e C=10nF. Se in parallelo al condensatore viene posto
Un resistore 1M, come si modificher la risposta?
Si ipotizzi che lopamp saturi a +/-13V.
Per t=1msFigure
v0(t)=9.5V
2.43 Waveforms for Example 2.7: (a) Input pulse. (b) Output linear ramp of
ideal integrator with time constant of 0.1 ms. (c) Output exponential ramp with resistor
RF connected across integrator capacitor.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
46
Fase =-90 (ovvero -180 (configurazione invertente)+uno sfasamento dovuto allo zero (+90))
Figure 2.44 (a) A differentiator. (b) Frequency response of a differentiator with a time-constant CR.
Microelectronic Circuits - Fifth Edition
Sedra/Smith
47