Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
page 1
# of Cells/group
1
2
4
8
# of Cells/group
1
2
4
8
16
page 2
# of Cells/group
1
2
4
8
16
32
2) ADJACENCY RULE
Each cell in the K-map is positioned such that its neighboring cells
are adjacent to it. The cells in a Karnaugh map are arranged so that
there is only a single variable change between adjacent cells.
Adjacency is defined by a single-variable change. Cells that differ by
only one variable are adjacent. Cells with values that differ by more
than one variable are not adjacent.
page 3
page 4
page 5
4) GROUPING OF 0s AND 1s
Group the 1s (or 0s) on the Karnaugh map according to the
rules given below. The objective is to maximize the number of elements
in a group and to minimize the number of groups.
(a) Always group adjacent cell containing 1s (or 0s) in powers of 2 {1, 2,
4, 8, 16, 32 or 64 1s (or 0s) in a group}. Start by combining the maximum
number of adjacent cell containing 1s (or 0s).
(b) Always include the largest possible number of 1s (or 0s) in a group in
accordance with rule (a) to reduce the number of literals in a term.
(c) Ensure that each 1s (or 0s) are covered when combining the squares.
The 1s (or 0s) already in a group can be included in another group as
long as the overlapping groups include noncommon 1s (or 0s).
(d)Minimize the number of groups to reduce the number of terms in the
simplified function. Avoid redundant grouping!
Example 1:
Example 2:
page 6
Example 2:
page 7
page 8
page 9
page 10
Answer: F (A,B,C,D,E) = D + BE
(c)
Answer: F (A,B,C,D,E) = B E
Example 7. Design a BCD to Excess-3 code converter circuit using
minimum number of logic gates. Use K-map in obtaining the simplified
Boolean function.
Solution:
Let: A,B,C,D = input variables representing 4-bit NBCD
w,x,y,z = output variables representing 4-bit Excess-3 code
NOTES008 KARNAUGH MAP
DIGITAL SYSTEM I LECTURE NOTES by Engr. Analene Montesines-Nagayo
page 11
Truth table:
Input
NBCD
A
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
B
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
C
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
D
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
w
0
0
0
0
0
1
1
1
1
1
X
X
X
X
X
X
Output
Excess-3 code
x
Y
0
1
1
0
1
0
1
1
1
1
0
0
0
0
0
1
0
1
1
0
X
X
X
X
X
X
X
X
X
X
X
X
z
1
0
1
0
1
0
1
0
1
0
X
X
X
X
X
X
Using K-map,
w = A + BC +BD
x = BC + BD + BCD
y = CD + CD
z = D
page 12
DRILL PROBLEMS
1. A digital clock is to display the month of the year. Because the length of the
calendar varies, it is necessary to reset the day display at different points, depending
on the month. The calendar month is to be internally present as a 4-bit binary
number, that is January = 0001, February = 0010, March = 0011 and so on. As part
of the resetting circuit, it is necessary to detect all months having 31 days. Another
reset circuit is designed for months with less than 31 days. Design a minimal ORNAND circuit to implement the 31-days reset function. Design a minimal NANDAND circuit to implement the less than 31-days reset function.
2. Simplify the Boolean function together with the dont-care conditions.
(a) F(w,x,y,z) = (0,1,2,3,6,8,11) + d (5,7,10,15)
(b) F(A,B,C,D) = (3,4,12,14) + d (1,2,5,6,8,10,13,15)
3. Simplify the following Boolean functions using K-map and implement using
minimum number of logic gates:
(a) F = wz + xz + xy + wxz
(b) F(v,w,x,y,z) = (0,2,3,4,5,6,7,11,15,16,18,19,23,27,31)
(c) F (a,b,c,d) = (a+b+d)(a+b+c)(a+b+d)(b+c+d)
REFERENCES
[1] Thomas, Floyd L., Digital Fundamentals, 4th Edition, Macmillan Publishing
Company, New York, 1990
[2] Mano, M., Digital Design, 2nd Edition, Prentice Hall, N.J, 1991
[3] Swidlec Lecture Notes by Edzel Lapira, DLSU
[4] Tocci, R. and Widmer, N., Digital Systems: Principles and Applications, 8th
Edition, Prentice Hall Inc., N.J., 2001
page 13