Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Features
High-Speed 26MHz SPI-/QSPI-/MICROWIRECompatible Serial Interface
2.5V to 5.5V Operation
-40C to +125C Temperature Range
20 or 28 I/O Ports, Each Configurable as
Push-Pull Logic Output
Schmitt Logic Input
Schmitt Logic Input with Internal Pullup
11A (max) Shutdown Current
Logic Transition Detection for Seven I/O Ports
Ordering Information
PINPACKAGE
PKG
CODE
-40C to +125C
28 SSOP
A28-1
MAX7301AAX+
-40C to +125C
36 SSOP
A36-4
MAX7301ATL+
-40C to +125C
40 TQFN
T4066-5
PART
TEMP RANGE
MAX7301AAI+
Applications
White Goods
Automotive
3V
P4 32
P5 30
P6 28
P7 26
36 V+
Gaming Machines
47nF
3 GND
2 GND
Industrial Controllerss
39k
System Monitoring
CHIP SELECT
CLOCK IN
DATA IN
DATA OUT
ISET
35
CS
SCLK
34
DIN
4
DOUT
MAX7301
33
P11
P12 6
P13 8
P14 10
P15 12
31 P31
29 P30
27 P29
25 P28
24 P27
P16 13
P17 14
P18 15
P19 16
P20 17
23 P26
22 P25
21
P24
P21 18
P22 19
P23 20
SSOP
P8
P9
P10
5
7
9
11
I/O 4
I/O 5
I/O 6
I/O 7
I/O 8
I/O 9
I/O 10
I/O 11
I/O 12
I/O 13
I/O 14
I/O 15
I/O 16
I/O 17
I/O 18
I/O 19
I/O 20
I/O 21
I/O 22
I/O 23
I/O 24
I/O 25
I/O 26
I/O 27
I/O 28
I/O 29
I/O 30
I/O 31
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxims website at www.maxim-ic.com.
MAX7301
General Description
MAX7301
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(Typical Operating Circuit, V+ = 2.5V to 5.5V, TA = TMIN to TMAX, unless otherwise noted.) (Note 1)
PARAMETER
SYMBOL
V+
ISHDN
IGPOH
IGPOL
IGPI
CONDITIONS
MIN
TYP
2.5
All digital inputs at V+
or GND
TA = +25C
5.5
MAX
UNITS
5.5
TA = -40C to +85C
10
TA = TMIN to TMAX
11
TA = +25C
TA = +25C
180
TA = -40C to +85C
230
250
TA = TMIN to TMAX
270
170
210
TA = -40C to +85C
230
TA = TMIN to TMAX
240
TA = +25C
110
135
TA = -40C to +85C
140
TA = TMIN to TMAX
145
VIH
VIL
IPU
VI
IIH, IIL
VOH
0.7
V+
-100
0.3
V+
+100
nA
V+ = 2.5V
12
19
30
V+ = 5.5V
80
120
180
0.3
GPIO outputs, ISOURCE = 2mA,
TA = -40C to +85C
V+ 0.7
V+ 0.7
A
V
_______________________________________________________________________________________
SYMBOL
IOL
IOLSC
VIH
VIL
IIH, IIL
CONDITIONS
MIN
TYP
MAX
10
18
mA
2.75
11
20.00
mA
V+ 3.3V
1.6
V+ > 3.3V
VPORT = 0.6V
-50
VOH
ISOURCE = 1.6mA
VOL
ISINK = 1.6mA
UNITS
0.6
+50
nA
V+ 0.5
V
0.4
MAX
UNITS
SYMBOL
CONDITIONS
MIN
TYP
tCP
38.4
ns
tCH
19
ns
tCL
19
ns
tCSS
9.5
ns
ns
tCSH
tDS
9.5
ns
tDH
ns
tDO
tCSW
CLOAD = 25pF
21
19
ns
ns
Note 1: All parameters tested at TA = +25C. Specifications over temperature are guaranteed by design.
Note 2: Guaranteed by design.
_______________________________________________________________________________________
MAX7301
ALL PORTS
OUTPUT (0)
ALL PORTS
OUTPUT (1)
0.24
0.20
0.16
0.12
0.08
1.0
V+ = 5.5V
6
MAX7301 toc03
7
SUPPLY CURRENT (A)
0.32
0.28
V+ = 2.5V TO 5.5V
NO LOAD
MAX7301 toc02
V+ = 2.5V
V+ = 3.3V
0.04
0
0.1
3
-40.0
-12.5
15.0
42.5
70.0
97.5
125.0
-40.0
-12.5
TEMPERATURE (C)
15.0
42.5
70.0
3.0
3.5
16
14
12
10
8
6
9
VPORT = 1.4
8
PORT SOURCE CURRENT (mA)
4.0
V+ (V)
18
V+ = 5.5V
V+ = 3.3V
V+ = 2.5V
5
4
3
4
2
2
-40.0
-12.5
15.0
42.5
70.0
97.5
125.0
-40.0
-12.5
15.0
42.5
70.0
97.5
TEMPERATURE (C)
TEMPERATURE (C)
MAX7301 toc06
1000
V+ = 5.5V
100
V+ = 3.3V
V+ = 2.5V
125.0
MAX7301 toc07
2.5
TEMPERATURE (C)
2.0
125.0
97.5
MAX7301 toc05
0.36
0.40
MAX7301
GPO = 0, PORT
SHORTED TO V+
10
GPO = 1, PORT
SHORTED TO GND
10
1
-40.0
-12.5
15.0
42.5
70.0
TEMPERATURE (C)
97.5
125.0
-40.0
-12.5
15.0
42.5
70.0
97.5
TEMPERATURE (C)
_______________________________________________________________________________________
125.0
4.5
5.0
5.5
NAME
FUNCTION
ISET
Bias Current Setting. Connect ISET to GND through a resistor (RISET) value of
39k to 120k.
37, 38, 39
GND
Ground
40
DOUT
524
P12P31
I/O Ports. P12 to P31 can be configured as push-pull outputs, CMOS logic
inputs, or CMOS logic inputs with weak pullup resistor.
532
110,
1219,
2130
P4P31
11, 20, 31
N.C.
33
25
32
SCLK
34
26
33
DIN
35
27
34
CS
36
28
35
V+
PAD
Exposed
Pad
36 SSOP
28 SSOP
TQFN
36
2, 3
2, 3
Detailed Description
The MAX7301 GPIO peripheral provides up to 28 I/O
ports, P4 to P31, controlled through an SPI-compatible
serial interface. The ports can be configured to any
combination of logic inputs and logic outputs, and
default to logic inputs on power-up.
Figure 1 is the MAX7301 functional diagram. Any I/O
port can be configured as a push-pull output (sinking
10mA, sourcing 4.5mA), or a Schmitt-trigger logic
input. Each input has an individually selectable internal
pullup resistor. Additionally, transition detection allows
seven ports (P24 through P30) to be monitored in any
maskable combination for changes in their logic status.
A detected transition is flagged through an interrupt pin
(port P31).
The port configuration registers set the 28 ports, P4 to
P31, individually as GPIO. A pair of bits in registers
0x09 through 0x0F sets each ports configuration
(Tables 1 and 2).
The 36-pin MAX7301AAX and 40-pin MAX7301ATL
have 28 ports, P4 to P31. The 28-pin MAX7301AAI is
offered in 20 ports, P12 to P31. The eight unused ports
should be configured as outputs on power-up by writing 0x55 to registers 0x09 and 0x0A. If this is not done,
the eight unused ports remain as floating inputs and
_______________________________________________________________________________________
MAX7301
Pin Description
MAX7301
REGISTER
Port Configuration for P7, P6, P5, P4
REGISTER DATA
D7
0x09
D6
D5
P7
D4
D3
P6
D2
P5
D1
D0
P4
0x0A
P11
P10
P9
P8
0x0B
P15
P14
P13
P12
0x0C
P19
P18
P17
P16
0x0D
P23
P22
P21
P20
0x0E
P27
P26
P25
P24
0x0F
P31
P30
P29
P28
PORT
REGISTER
(0x200x5F)
(0xA00xDF)
FUNCTION
ADDRESS
CODE (HEX)
PIN BEHAVIOR
GPIO Output
Input
GPIO Input
Without Pullup
Input
UPPER
LOWER
0x09 to 0x0F
0x09 to 0x0F
Register bit = 0
Register bit = 1
Register bit =
input logic level
0x09 to 0x0F
0x09 to 0x0F
Serial Interface
The MAX7301 communicates through an SPI-compatible 4-wire serial interface. The interface has three
inputs, Clock (SCLK), Chip Select (CS), and Data In
(DIN), and one output, Data Out (DOUT). CS must be
low to clock data into or out of the device, and DIN
must be stable when sampled on the rising edge of
SCLK. DOUT provides a copy of the bit that was input
15.5 clocks earlier, or upon a query it outputs internal
register data, and is stable on the rising edge of SCLK.
Note that the SPI protocol expects DOUT to be high
impedance when the MAX7301 is not being
accessed; DOUT on the MAX7301 is never high
impedance. See www.maxim-ic.com/an 1879 for
ways to convert DOUT to tri-state, if required.
SCLK and DIN may be used to transmit data to other
peripherals, so the MAX7301 ignores all activity on
SCLK and DIN except between the fall and subsequent
rise of CS.
PORT
CONFIGURATION
BIT PAIR
_______________________________________________________________________________________
PORT REGISTERS
CONFIGURATION
MASK REGISTER
CONFIGURATION
REGISTERS
PORT CHANGE
DETECTOR
GPIO
P4 TO P31
DATA
R/W
CE
8
R/W
GPIO DATA
8
COMMAND
REGISTER DECODE
DATA BYTE
COMMAND BYTE
CS
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
DIN
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
DOUT
SCLK
_______________________________________________________________________________________
MAX7301
tCSS
tCH
tCSH
tCSH
tCL
SCLK
tDS
tDH
DIN
tDO
DOUT
Initial Power-Up
On initial power-up, all control registers are reset, and
the MAX7301 enters shutdown mode (Table 4).
_______________________________________________________________________________________
MICROCONTROLLER
SERIAL-DATA INPUT
CS
CS
SERIA-CLOCK OUTPUT
SCLK MAX7301
SCLK
SERIAL-DATA OUTPUT
DIN
SERIAL CS OUTPUT
DOUT
CS
MAX7301
SCLK
DIN
DOUT
DIN
MAX7301
DOUT
CS
SCLK
DIN
D15
=0
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
DOUT
D1
D0
D15 = 0
.
Applications Information
Low-Voltage Operation
The MAX7301 operates down to 2V supply voltage
(although the sourcing and sinking currents are not
guaranteed), providing that the MAX7301 is powered
up initially to at least 2.5V to trigger the devices internal
reset, and also that the serial interface is constrained to
10Mbps.
ringing for moderately long interface runs. Use lineimpedance matching terminations when making connections between boards.
Power-Supply Considerations
The MAX7301 operates with power-supply voltages of
2.5V to 5.5V. Bypass the power supply to GND with a
0.047F capacitor as close to the device as possible.
Add a 1F capacitor if the MAX7301 is far away from
the boards input bulk decoupling capacitor.
Chip Information
TRANSISTOR COUNT: 30,316
PROCESS: CMOS
_______________________________________________________________________________________
MAX7301
D14
D13
D12
D11
D10
D9
D8
HEX
CODE
No-Op
R/W
0x00
Configuration
R/W
0x04
R/W
0x06
R/W
0x07
R/W
0x09
R/W
0x0A
R/W
0x0B
R/W
0x0C
R/W
0x0D
R/W
0x0E
R/W
0x0F
R/W
0x20
R/W
0x21
R/W
0x22
R/W
0x23
R/W
0x24
R/W
0x25
R/W
0x26
R/W
0x27
R/W
0x28
R/W
0x29
R/W
0x2A
R/W
0x2B
R/W
0x2C
R/W
0x2D
R/W
0x2E
R/W
0x2F
R/W
0x30
R/W
0x31
R/W
0x32
R/W
0x33
R/W
0x34
R/W
0x35
R/W
0x36
R/W
0x37
R/W
0x38
R/W
0x39
REGISTER
10
______________________________________________________________________________________
D14
D13
D12
D11
D10
D9
D8
HEX
CODE
R/W
0x3A
R/W
0x3B
R/W
0x3C
R/W
0x3D
R/W
0x3E
R/W
0x3F
R/W
0x40
R/W
0x41
R/W
0x42
R/W
0x43
R/W
0x44
R/W
0x45
R/W
0x46
R/W
0x47
R/W
0x48
R/W
0x49
R/W
0x4A
R/W
0x4B
R/W
0x4C
R/W
0x4D
R/W
0x4E
R/W
0x4F
R/W
0x50
R/W
0x51
R/W
0x52
R/W
0x53
R/W
0x54
R/W
0x55
R/W
0x56
R/W
0x57
R/W
0x58
R/W
0x59
R/W
0x5A
R/W
0x5B
R/W
0x5C
R/W
0x5D
R/W
0x5E
R/W
0x5F
REGISTER
______________________________________________________________________________________
11
MAX7301
MAX7301
GPIO INPUT
CONDITIONING
GPIO IN
GPIO/PORT
OUTPUT LATCH
GPIO/PORT OUT
P31
INT
OUTPUT LATCH
R
S
GPIO IN
D
GPIO/PORT OUT
GPIO IN
GPIO/PORT OUT
GPIO IN
D
GPIO/PORT OUT
GPIO INPUT
CONDITIONING
P27
GPIO IN
OR
MASK REGISTER BIT 3
GPIO/PORT OUT
GPIO/PORT OUTPUT LATCH
GPIO INPUT
CONDITIONING
P26
GPIO IN
D
GPIO/PORT OUT
GPIO IN
GPIO/PORT OUT
GPIO INPUT
CONDITIONING
P24
GPIO IN
D
GPIO/PORT OUT
Q
MASK REGISTER LSB
12
______________________________________________________________________________________
POWER-UP CONDITION
ADDRESS
CODE (HEX)
Port Register
Bits 4 to 31
Configuration
Register
REGISTER DATA
D7
D6
D5
D4
D3
D2
D1
D0
0x24 to
0x3F
Shutdown Enabled
Transition Detection Disabled
0x04
0x06
Port
Configuration
0x09
Port
Configuration
0x0A
Port
Configuration
0x0B
Port
Configuration
0x0C
Port
Configuration
0x0D
Port
Configuration
0x0E
Port
Configuration
0x0F
Input Mask
Register
ADDRESS CODE
(HEX)
Configuration Register
0x04
REGISTER DATA
D7
M
D6
0
D5
X
D4
X
D3
X
D2
X
D1
X
D0
S
ADDRESS CODE
(HEX)
Shutdown
Normal Operation
REGISTER DATA
0x04
D7
M
D6
0
D5
X
D4
X
D3
X
D2
X
D1
X
D0
0
0x04
______________________________________________________________________________________
13
MAX7301
MAX7301
ADDRESS CODE
(HEX)
Disabled
Enabled
REGISTER DATA
0x04
D7
0
D6
0
D5
X
D4
X
D3
X
D2
X
D1
X
D0
S
0x04
Mask
Register
14
REGISTER
ADDRESS
(HEX)
READ/
WRITE
REGISTER DATA
D7
D6
D5
D4
D3
D2
D1
D0
Read
Write
Unchanged
Port
30
mask
Port
29
mask
Port
28
mask
Port
27
mask
Port
26
mask
Port
25
mask
Port
24
mask
0x06
______________________________________________________________________________________
28 V+
ISET
GND 2
27 CS
GND
35 CS
GND 3
26 DIN
GND
34 DIN
DOUT
33 SCLK
DOUT 4
25 SCLK
P26
30 29 28 27 26 25 24 23 22 21
36 V+
ISET 1
P27
P4
P31
P5
P30
P6
P29
P7
P28
TOP VIEW
N.C.
SCLK
DIN
CS
V+
ISET
31
20
32
19
33
18
34
17
P12 5
24 P31
P8
32 P4
P13 6
23 P30
P12
31 P31
30 P5
GND
GND
37
14
16
35
N.C.
P25
P24
P23
P22
22 P29
P9
38
13
P21
P20
P19
P15 8
21 P28
P13
29 P30
GND
39
12
P18
P16 9
20 P27
P10
28 P6
DOUT
40
11
N.C.
19 P26
P14 10
27 P29
P18 11
18 P25
P11 11
26 P7
P19 12
17 P24
P15 12
25 P28
P20 13
16 P23
P16 13
24 P27
P21 14
15 P22
28 SSOP
P17 14
23 P26
P18 15
22 P25
P19 16
21 P24
P20 17
20 P23
P21 18
19 P22
9 10
P17
P17 10
P11
P15
P16
MAX7301
15
MAX7301
P8
P12
P9
P13
P10
P14
P14 7
MAX7301
36
TQFN
36 SSOP
______________________________________________________________________________________
15
MAX7301
Pin Configurations
Package Information
SSOP.EPS
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages.)
1
INCHES
MILLIMETERS
DIM
MIN
MAX
MIN
MAX
0.068
0.078
1.73
1.99
A1
0.002
0.008
0.05
0.21
0.010
0.015
0.25
0.38
C
D
0.20
0.09
0.004 0.008
SEE VARIATIONS
0.205
0.212
0.0256 BSC
5.20
MILLIMETERS
INCHES
D
D
D
D
D
5.38
MIN
MAX
MIN
MAX
0.239
0.239
0.278
0.249
0.249
0.289
6.07
6.07
7.07
6.33
6.33
7.33
0.317
0.397
0.328
0.407
8.07
10.07
8.33
10.33
N
14L
16L
20L
24L
28L
0.65 BSC
0.301
0.311
7.65
7.90
0.025
0
0.037
8
0.63
0
0.95
8
A
C
B
e
A1
D
NOTES:
1. D&E DO NOT INCLUDE MOLD FLASH.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15 MM (.006").
3. CONTROLLING DIMENSION: MILLIMETERS.
4. MEETS JEDEC MO150.
5. LEADS TO BE COPLANAR WITHIN 0.10 MM.
PROPRIETARY INFORMATION
TITLE:
21-0056
REV.
1
1
SSOP.EPS
MAX7301
36
DIM
A
A1
B
C
e
E
H
L
D
INCHES
MILLIMETERS
MAX
MIN
0.104
0.096
0.004
0.011
0.017
0.012
0.013
0.009
0.0315 BSC
0.299
0.291
0.398
0.414
0.040
0.020
0.598
0.612
MAX
MIN
2.65
2.44
0.29
0.10
0.44
0.30
0.23
0.32
0.80 BSC
7.40
7.60
10.11
10.51
0.51
15.20
1.02
15.55
TOP VIEW
D
A1
e
FRONT VIEW
C
0-8
SIDE VIEW
PROPRIETARY INFORMATION
TITLE:
21-0040
16
REV.
1
1
______________________________________________________________________________________
QFN THIN.EPS
(NE-1) X e
E
E/2
k
D/2
CL
(ND-1) X e
D2
D2/2
e
b
E2/2
CL
E2
e
L
CL
CL
L1
L
L
e
A1
A2
A
PROPRIETARY INFORMATION
TITLE:
PACKAGE OUTLINE
36, 40, 48L THIN QFN, 6x6x0.8mm
APPROVAL
21-0141
REV.
NOTES:
1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1
SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE
ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm
FROM TERMINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR 0.4mm LEAD PITCH PACKAGE T4866-1.
10. WARPAGE SHALL NOT EXCEED 0.10 mm.
11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
12. NUMBER OF LEADS SHOWN FOR REFERENCE ONLY.
PROPRIETARY INFORMATION
TITLE:
PACKAGE OUTLINE
36, 40, 48L THIN QFN, 6x6x0.8mm
APPROVAL
21-0141
REV.
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 17
2006 Maxim Integrated Products
Printed USA
MAX7301