Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
(/)
Home (/)
Blog (/blog.html)
Placements (/placements.html)
Internships (/internships.html)
Contribute (/contribute.html)
Company Description :
Qualcomm Incorporated is the world leader in next generation mobile technologies. The company delivers
innovative digital wireless communications products and services based on CDMA and other advanced
technologies.
http://en.wikipedia.org/wiki/Qualcomm (http://en.wikipedia.org/wiki/Qualcomm)
Job Profile (A student can opt for any of the three profiles) :
1. Software Profile
2. Communication Profile (DSP, etc)
3. VLSI Design Profile
Job location
Hyderabad(Sotware) / Bangalore(Hardware)
Year
2008-12
2009-13
2010-14
Package
CPI cutoff
10.75(B.Tech)
8.0
14.0(B.Tech)
7.0
15.2(B.Tech)
7.5
Eligible Branches
ECE/IT/EE/CSE
ECE/IT/EE/CSE
ECE/IT/EE/CSE
Students Selected
1(Comm)
17 (3 Btech ECE)
8(5 B.tech ECE)
Selection Procedure
1.There will be an ONLINE written test in which you have to choose profiles like
a). SOFTWARE
b). ECE (COMMUNICATION).
c). VLSI
You can choose either VLSI or ECE as per your interest
2. Interviews (2 Technical Rounds + 1 HR Round)
Feedback
2014 Batch
ONLINE WRITTEN TEST:
VLSI profile:
1. Basic C (Easy, but good speed is necessary)
2. Verilog (2 basic questions)
3. Digital Electronics (Counters and other basics)
4. Computer Architecture (Memory related)
5. Microprocessor(8085 and basic 8086)
6. Aptitude (Logical only)
Note: Portions of C, Verilog, aptitude and DE were relatively easy. So the
deciding factor was knowledge of microprocessor (both 8085 and 8086) and
speed of solving questions.
Personal Interviews:
VLSI Profile: (2 tech interviews, 1 HR)
In first interview, he started with introduction, then moved on to projects and shortly discussed one. Then he asked easy but conceptual DE questions.
He also asked about Set up and hold time violations and how to remove it. Then he asked me if I have studied DSP and asked me 2-3 Communication
related questions like sampling, PCM, quantization noise etc. Then he asked about Cache memory concepts. There were some Op-Amp differentiator
related questions also.In second interview he started with introduction and then he asked famous bulb and XOR gate puzzle. Then he asked some gate
conversions. (Try to look involved in the questions even if you know the answer.) Then he asked questions about Op-Amp Integrator. These questions
were relatively difficult. He also asked to write an ALP for multiplying a number by 4 by three methods. Besides area of interest, questions from DE,
Op-Amp and Communication were also asked. Note: All interviews were one-to-one. Interviewers were friendly and helping. In all the interviews I was
asked about higher studies. You have to convince them that you will not leave the company in any circumstances (especially HR).You will have to tell a
lot of lies during HR interview, be prepared for that.Interviewers will give you chance to ask them some questions, you can ask them about their future
projects, work environment, your personal growth etc.
Be confident in your AOI.
Strengthen your basics.
Have some nice projects and prepare them thoroughly.
Show your interest in the company.
2013 Batch
Student selected (B.Tech) : Arnab Halder(PPO),Shashank Nishad,Tarun Srivastava
ONLINE WRITTEN TEST:
VLSI profile:
Basic C
Verilog.
Aptitude
DE (counters, and other basic concepts).
COMMUNICATION profile:
Basic C.
Aptitude.
DSP.
Transform (Wavelet, Hamiltonian theorem) etc
Communication concept.(frequency bandwidth for AM, FM etc)
What to study:
VLSI Profile Interview: Number of interviewer = 1
BASIC MEMORY CONCEPT like CACHE memory and its types, pipelining and a little bit microprocessor.
You must have good knowledge in DIGITAL ELECTRONICS.
SET-UP & HOLD time, potential timing violation,
important),COUNTERS(Johnsons ,ring etc).
LATCHs,
FFs,
FSM(very
DIGITAL ELECTRONICS.
2.
3.
LOGIC FAMILY.
DIGITAL ELECTRONICS.
2012 Batch
1. Online Test feedback (for Communication Profile)
Consisted of General aptitude, C questions and technical part
Aptitude questions were not difficult. Technical questions consisted of Signals and Systems, Digital Signal Processing, etc.
2. Interview Rounds
Three rounds of interviews1) Analog round- Diode characteristics, BJT amplifier diagram and biasing, Thyristor characteristics
2) Digital round- Counters,puzzles and asked from projects and area of interest
3) HR round- They asked general questions like about yourself, strength, weakness, motivation, backup plans, hobbies.
All rounds were of qualifying nature. Most candidates were eliminated from analog round. Both technical rounds were of 30 minutes to 1 hour duration.
Only 4 candidates qualified for the HR round. Give answers to the point and be clear.
Interview Questions:
1. For a given D-Flip Flop how do you compute set up time and hold time, what are set up time violations and hold time violations?
2. How the power, Area and frequency scale when the technology scales?
3. About Pipeline mechanism
4. How do you connect two blocks if different blocks of different voltages 1.05V and 0.9V are given in VLSI circuit?
5. How the NMOS width vary for a given PMOS width and what you do yo make rise time and fall time equal,,,and WHY?
6. In VLSI circuit, if for a particular combinational circuit actual delay exceeds the desired delay, then what are the techniques we implement to
overcome that effect and impact on set-up time and hold time?
7. Explain about CDMA, TDMA, FDMA with diagrams
8. Write verilog code for D-FF?
9. Implementation of digital circuits using Multiplexer
10. What changes you will make for set up time violations and hold time violations?
11. How the buffer reduces delay in a wire?
12. How the clock skew effects data rate?
13. Explain about parity checks and error correcting codes.
14. What is the difference in clock periods if clock in send to FF directly or through some delay elements?
15. About Miller capacitance in interconnect wire capacitance
16. What is the difference between auto,static,extern and register data variables in C?
17. What can you say about power reduction techniques?
18. Make a transistor level NAND gate implementation
19. Which will have maximum delay in NAND gate? (Hint: He meant to ask me the input which is nearer to the output, or farther away from it)
20. Overview about MTP
21. Overview about Btech Project
22. Draw IdVd characteristics of MOSFET
23. Write MOSFET drain current equations for all the cases. (Hint : was expecting for saturation, and linear, the interviewer asked What about cut
off? When I answered no current, or rather subthreshold current flows, he asked how and why does it flow)
24. Draw the gate level (or transistor level) implementation of DF/F
25. What is the difference between Register and Latch, also FIFO and Latch?
26. VHDL/ Verilog implementation of Latch and a Flip Flop/
27. What do you know about Cache?
POWERED BY (HTTP:/
UTM_S