Sei sulla pagina 1di 67

Colour Television

Chassis

L11M1.1L
LA

19130_000_110421.eps
110421

Contents

Page

1.
2.
3.
4.
5.
6.
7.
8.
9.

2
2
4
8
12
18
20
26

Revision List
Technical Specifications and Connections
Precautions, Notes, and Abbreviation List
Mechanical Instructions
Service Modes, Error Codes, and Fault Finding
Alignments
Circuit Descriptions
IC Data Sheets
Block Diagrams
Wiring Diagram 32" (Thriller)
Wiring Diagram 40" (Thriller)
Block Diagram Video
Block Diagram Audio
Block Diagram Control & Clock Signals
Block Diagram I2C
Supply Lines Overview
10. Circuit Diagrams and PWB Layouts
B01 393912365052
B02 393912365052
B03 393912365052
B04 393912365052
B05 393912365052
B06 393912365052
B07 393912365052
313912365052 SSB Layout
T01 393912365071
313912365071 TCON Layout
11. Styling Sheets
Styling Sheet Thriller 32"
Styling Sheet Thriller 40"

35
36
37
38
39
40
41
42
43
45
46
50
52
56
57
59
65
66
67

Copyright 2011 Koninklijke Philips Electronics N.V.


All rights reserved. No part of this publication may be reproduced, stored in a
retrieval system or transmitted, in any form or by any means, electronic, mechanical,
photocopying, or otherwise without the prior permission of Philips.

Published by ER/JY 1164 BU TV Consumer Care

Printed in the Netherlands

Subject to modification

EN 3122 785 19130


2011-Apr-29

EN 2

1.

Revision List

L11M1.1L LA

1. Revision List
Manual xxxx xxx xxxx.0
First release.

2. Technical Specifications and Connections


Index of this chapter:
2.1 Technical Specifications
2.2 Directions for Use
2.3 Connections

Table 2-1 Described Model numbers


CTN

2.2

Technical Specifications

3122 785 19130

Directions for Use


You can download this information from the following websites:
http://www.philips.com/support
http://www.p4c.philips.com

For on-line product support please use the links in Table 2-1.
Here is product information available, as well as getting started,
user manuals, frequently asked questions and software &
drivers.

2.3

Published in:

40PFL3606D/78

Notes:
Figures can deviate due to the different set executions.
Specifications are indicative (subject to change).

2.1

Styling

32PFL3606D/78 Thriller

Connections

REAR CONNECTORS
DIGITAL
AUDIO OUT

CVI 1

Pr

SIDE CONNECTORS

Pb

SERV.U

AUDIO IN
DVI/VGA

1
4

BOTTOM REAR CONNECTORS


8

2
10

11

3
R

Pr
CVI 2

Pb

HDMI 1
(ARC)

VGA
ANTENNA
19130_001_110421.eps
110421

Figure 2-1 Connection overview


Note: The following connector colour abbreviations are used
(according to DIN/IEC 757): Bk= Black, Bu= Blue, Gn= Green,
Gy= Grey, Rd= Red, Wh= White, Ye= Yellow.

2.3.1

Side Connections
1 - USB2.0
1

10000_022_090121.eps
090121

Figure 2-2 USB (type A)


2011-Apr-29

Technical Specifications and Connections


1
2
3
4

- +5V
- Data (-)
- Data (+)
- Ground

k
jk
jk
H

Gnd

2 - AV IN: Cinch: Video CVBS - In, Audio - In


Ye - Video CVBS
1 VPP / 75 ohm
Wh - Audio L
0.5 VRMS / 10 kohm
Rd - Audio R
0.5 VRMS / 10 kohm

jq
jq
jq

3 - HDMI: Digital Video, Digital Audio - In


19
18

1
2

10000_017_090121.eps
090428

Figure 2-3 HDMI (type A) connector


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

- D2+
- Shield
- D2- D1+
- Shield
- D1- D0+
- Shield
- D0- CLK+
- Shield
- CLK- Easylink
- n.c.
- DDC_SCL
- DDC_SDA
- Ground
- +5V
- HPD
- Ground

Data channel
Gnd
Data channel
Data channel
Gnd
Data channel
Data channel
Gnd
Data channel
Data channel
Gnd
Data channel
Control channel/CEC

j
H
j
j
H
j
j
H
j
j
H
j
jk

DDC clock
DDC data
Gnd

j
jk
H
j
j
H

Hot Plug Detect


Gnd

L11M1.1L LA

2.

EN 3

9 - HDMI1: Digital Video, Digital Audio - In


19
18

1
2

10000_017_090121.eps
090428

Figure 2-4 HDMI (type A) connector


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

- D2+
- Shield
- D2- D1+
- Shield
- D1- D0+
- Shield
- D0- CLK+
- Shield
- CLK- Easylink
- ARC
- DDC_SCL
- DDC_SDA
- Ground
- +5V
- HPD
- Ground

Data channel
Gnd
Data channel
Data channel
Gnd
Data channel
Data channel
Gnd
Data channel
Data channel
Gnd
Data channel
Control channel/CEC
Audio Return Channel
DDC clock
DDC data
Gnd
Hot Plug Detect
Gnd

10 - Aerial - In
- - F-type

Coax, 75

j
H
j
j
H
j
j
H
j
j
H
j
jk
j
j
jk
H
j
j
H

11 - VGA: Video RGB - In


1

5
10

15

11

10000_002_090121.eps
090127

Figure 2-5 VGA Connector


2.3.2

Rear Connections
4 - CVI-1: Cinch: Video YPbPr - In, Audio - In
Wh - Audio - L
0.5 VRMS / 10 k
Rd - Audio - R
0.5 VRMS / 10 k
Rd - Video Pr
0.7 VPP / 75
Bu - Video Pb
0.7 VPP / 75
Gn - Video Y
1 VPP / 75

jq
jq
jq
jq
jq

5 - Cinch: Digital Audio - Out


Bk - Coaxial
0.4 - 0.6VPP / 75 ohm

kq

6 - Service Connector (UART)


1 - Ground
Gnd
2 - UART_TX
Transmit
3 - UART_RX
Receive
7 - Mini Jack: Audio - In DVI/VGA
Bk - Audio
0.5 VRMS / 10 k
2.3.3

H
k
j

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

- Video Red
- Video Green
- Video Blue
- n.c.
- Ground
- Ground Red
- Ground Green
- Ground Blue
- +5VDC
- Ground Sync
- n.c.
- DDC_SDA
- H-sync
- V-sync
- DDC_SCL

0.7 VPP / 75
0.7 VPP / 75
0.7 VPP / 75

j
j
j

Gnd
Gnd
Gnd
Gnd
+5 V
Gnd

H
H
H
H
j
H

DDC data
0-5V
0-5V
DDC clock

j
j
j
j

jo

Bottom Connections
8 - CVI-2: Cinch: Video YPbPr - In, Audio - In
Wh - Audio - L
0.5 VRMS / 10 k
Rd - Audio - R
0.5 VRMS / 10 k
Rd - Video Pr
0.7 VPP / 75
Bu - Video Pb
0.7 VPP / 75
Gn - Video Y
1 VPP / 75

jq
jq
jq
jq
jq

2011-Apr-29

EN 4

3.

L11M1.1L LA

Precautions, Notes, and Abbreviation List

3. Precautions, Notes, and Abbreviation List


Index of this chapter:
3.1 Safety Instructions
3.2 Warnings
3.3 Notes
3.4 Abbreviation List

3.1

Safety Instructions

3.3.2

Safety regulations require that after a repair, the set must be


returned in its original condition. Pay in particular attention to
the following points:
Route the wire trees correctly and fix them with the
mounted cable clamps.
Check the insulation of the Mains/AC Power lead for
external damage.
Check the strain relief of the Mains/AC Power cord for
proper function.
Check the electrical DC resistance between the Mains/AC
Power plug and the secondary side (only for sets that have
a Mains/AC Power isolated power supply):
1. Unplug the Mains/AC Power cord and connect a wire
between the two pins of the Mains/AC Power plug.
2. Set the Mains/AC Power switch to the on position
(keep the Mains/AC Power cord unplugged!).
3. Measure the resistance value between the pins of the
Mains/AC Power plug and the metal shielding of the
tuner or the aerial connection on the set. The reading
should be between 4.5 M and 12 M.
4. Switch off the set, and remove the wire between the
two pins of the Mains/AC Power plug.
Check the cabinet for defects, to prevent touching of any
inner parts by the customer.

3.3.3

All resistor values are in ohms, and the value multiplier is


often used to indicate the decimal point location (e.g. 2K2
indicates 2.2 k).
Resistor values with no multiplier may be indicated with
either an E or an R (e.g. 220E or 220R indicates 220 ).
All capacitor values are given in micro-farads ( = 10-6),
nano-farads (n = 10-9), or pico-farads (p = 10-12).
Capacitor values may also use the value multiplier as the
decimal point indication (e.g. 2p2 indicates 2.2 pF).
An asterisk (*) indicates component usage varies. Refer
to the diversity tables for the correct values.
The correct component values are listed on the Philips
Spare Parts Web Portal.

Spare Parts
For the latest spare part overview, consult your Philips Spare
Part web portal.

3.3.4

BGA (Ball Grid Array) ICs


Introduction
For more information on how to handle BGA devices, visit this
URL: http://www.atyourservice-magazine.com. Select
Magazine, then go to Repair downloads. Here you will find
Information on how to deal with BGA-ICs.
BGA Temperature Profiles
For BGA-ICs, you must use the correct temperature-profile.
Where applicable and available, this profile is added to the IC
Data Sheet information section in this manual.

3.3.5

3.2

Schematic Notes

Safety regulations require the following during a repair:


Connect the set to the Mains/AC Power via an isolation
transformer (> 800 VA).
Replace safety components, indicated by the symbol h,
only by components identical to the original ones. Any
other component substitution (other than original type) may
increase risk of fire or electrical shock hazard.

Where necessary, measure the waveforms and voltages


with (D) and without (E) aerial signal. Measure the
voltages in the power supply section both in normal
operation (G) and in stand-by (F). These values are
indicated by means of the appropriate symbols.

Lead-free Soldering

Warnings

3.3

Notes

3.3.1

General

2011-Apr-29

Due to lead-free technology some rules have to be respected


by the workshop during a repair:
Use only lead-free soldering tin. If lead-free solder paste is
required, please contact the manufacturer of your soldering
equipment. In general, use of solder paste within
workshops should be avoided because paste is not easy to
store and to handle.
Use only adequate solder tools applicable for lead-free
soldering tin. The solder tool must be able:
To reach a solder-tip temperature of at least 400C.
To stabilize the adjusted temperature at the solder-tip.
To exchange solder-tips for different applications.
Adjust your solder tool so that a temperature of around
360C - 380C is reached and stabilized at the solder joint.
Heating time of the solder-joint should not exceed ~ 4 sec.
Avoid temperatures above 400C, otherwise wear-out of
tips will increase drastically and flux-fluid will be destroyed.
To avoid wear-out of tips, switch off unused equipment or
reduce heat.
Mix of lead-free soldering tin/parts with leaded soldering
tin/parts is possible but PHILIPS recommends strongly to
avoid mixed regimes. If this cannot be avoided, carefully
clear the solder-joint from old tin and re-solder with new tin.

All ICs and many other semiconductors are susceptible to


electrostatic discharges (ESD w). Careless handling
during repair can reduce life drastically. Make sure that,
during repair, you are connected with the same potential as
the mass of the set by a wristband with resistance. Keep
components and tools also at this same potential.
Be careful during measurements in the high voltage
section.
Never replace modules or other components while the unit
is switched on.
When you align the set, use plastic rather than metal tools.
This will prevent any short circuits and the danger of a
circuit becoming unstable.

Measure the voltages and waveforms with regard to the


chassis (= tuner) ground (H), or hot ground (I), depending
on the tested area of circuitry. The voltages and waveforms
shown in the diagrams are indicative. Measure them in the
Service Default Mode with a colour bar signal and stereo
sound (L: 3 kHz, R: 1 kHz unless stated otherwise) and
picture carrier at 475.25 MHz for PAL, or 61.25 MHz for
NTSC (channel 3).

3.3.6

Alternative BOM identification


It should be noted that on the European Service website,
Alternative BOM is referred to as Design variant.

Precautions, Notes, and Abbreviation List


The third digit in the serial number (example:
AG2B0335000001) indicates the number of the alternative
B.O.M. (Bill Of Materials) that has been used for producing the
specific TV set. In general, it is possible that the same TV
model on the market is produced with e.g. two different types
of displays, coming from two different suppliers. This will then
result in sets which have the same CTN (Commercial Type
Number; e.g. 28PW9515/12) but which have a different B.O.M.
number.
By looking at the third digit of the serial number, one can
identify which B.O.M. is used for the TV set he is working with.
If the third digit of the serial number contains the number 1
(example: AG1B033500001), then the TV set has been
manufactured according to B.O.M. number 1. If the third digit is
a 2 (example: AG2B0335000001), then the set has been
produced according to B.O.M. no. 2. This is important for
ordering the correct spare parts!
For the third digit, the numbers 1...9 and the characters A...Z
can be used, so in total: 9 plus 26= 35 different B.O.M.s can be
indicated by the third digit of the serial number.
Identification: The bottom line of a type plate gives a 14-digit
serial number. Digits 1 and 2 refer to the production centre (e.g.
SN is Lysomice, RJ is Kobierzyce), digit 3 refers to the B.O.M.
code, digit 4 refers to the Service version change code, digits 5
and 6 refer to the production year, and digits 7 and 8 refer to
production week (in example below it is 2010 week 10 / 2010
week 17). The 6 last digits contain the serial number.

3.4

0/6/12

AARA

ACI

ADC
AFC

AGC

AM
AP
AR
ASF

AV
AVC
AVIP
B/G
BDS
BLR
BTSC
10000_053_110228.eps
110228

Board Level Repair (BLR) or Component Level Repair


(CLR)
If a board is defective, consult your repair procedure to decide
if the board has to be exchanged or if it should be repaired on
component level.
If your repair procedure says the board should be exchanged
completely, do not solder on the defective board. Otherwise, it
cannot be returned to the O.E.M. supplier for back charging!

3.3.8

B-TXT
C
CEC

CL
CLR
ComPair
CP
CSM
CTI

Practical Service Precautions


CVBS

It makes sense to avoid exposure to electrical shock.


While some sources are expected to have a possible
dangerous impact, others of quite high potential are of
limited current and are sometimes held in less regard.
Always respect voltages. While some may not be
dangerous in themselves, they can cause unexpected
reactions that are best avoided. Before reaching into a

EN 5

Abbreviation List

ATV
Auto TV

3.3.7

3.

powered TV set, it is best to test the high voltage insulation.


It is easy to do, and is a good service precaution.

ATSC

Figure 3-1 Serial number (example)

L11M1.1L LA

DAC
DBE
DCM

DDC

SCART switch control signal on A/V


board. 0 = loop through (AUX to TV),
6 = play 16 : 9 format, 12 = play 4 : 3
format
Automatic Aspect Ratio Adaptation:
algorithm that adapts aspect ratio to
remove horizontal black bars; keeps
the original aspect ratio
Automatic Channel Installation:
algorithm that installs TV channels
directly from a cable network by
means of a predefined TXT page
Analogue to Digital Converter
Automatic Frequency Control: control
signal used to tune to the correct
frequency
Automatic Gain Control: algorithm that
controls the video input of the feature
box
Amplitude Modulation
Asia Pacific
Aspect Ratio: 4 by 3 or 16 by 9
Auto Screen Fit: algorithm that adapts
aspect ratio to remove horizontal black
bars without discarding video
information
Advanced Television Systems
Committee, the digital TV standard in
the USA
See Auto TV
A hardware and software control
system that measures picture content,
and adapts image parameters in a
dynamic way
External Audio Video
Audio Video Controller
Audio Video Input Processor
Monochrome TV system. Sound
carrier distance is 5.5 MHz
Business Display Solutions (iTV)
Board-Level Repair
Broadcast Television Standard
Committee. Multiplex FM stereo sound
system, originating from the USA and
used e.g. in LATAM and AP-NTSC
countries
Blue TeleteXT
Centre channel (audio)
Consumer Electronics Control bus:
remote control bus on HDMI
connections
Constant Level: audio output to
connect with an external amplifier
Component Level Repair
Computer aided rePair
Connected Planet / Copy Protection
Customer Service Mode
Color Transient Improvement:
manipulates steepness of chroma
transients
Composite Video Blanking and
Synchronization
Digital to Analogue Converter
Dynamic Bass Enhancement: extra
low frequency amplification
Data Communication Module. Also
referred to as System Card or
Smartcard (for iTV).
See E-DDC
2011-Apr-29

EN 6

3.

D/K
DFI
DFU
DMR
DMSD
DNM
DNR
DRAM
DRM
DSP
DST

DTCP

DVB-C
DVB-T
DVD
DVI(-d)
E-DDC

EDID
EEPROM
EMI
EPG
EPLD
EU
EXT
FDS
FDW
FLASH
FM
FPGA
FTV
Gb/s
G-TXT
H
HD
HDD
HDCP

HDMI
HP
I
I2 C
I2 D
I2 S
IF
IR
IRQ
ITU-656

2011-Apr-29

L11M1.1L LA

Precautions, Notes, and Abbreviation List

Monochrome TV system. Sound


carrier distance is 6.5 MHz
Dynamic Frame Insertion
Directions For Use: owner's manual
Digital Media Reader: card reader
Digital Multi Standard Decoding
Digital Natural Motion
Digital Noise Reduction: noise
reduction feature of the set
Dynamic RAM
Digital Rights Management
Digital Signal Processing
Dealer Service Tool: special remote
control designed for service
technicians
Digital Transmission Content
Protection; A protocol for protecting
digital audio/video content that is
traversing a high speed serial bus,
such as IEEE-1394
Digital Video Broadcast - Cable
Digital Video Broadcast - Terrestrial
Digital Versatile Disc
Digital Visual Interface (d= digital only)
Enhanced Display Data Channel
(VESA standard for communication
channel and display). Using E-DDC,
the video source can read the EDID
information form the display.
Extended Display Identification Data
(VESA standard)
Electrically Erasable and
Programmable Read Only Memory
Electro Magnetic Interference
Electronic Program Guide
Erasable Programmable Logic Device
Europe
EXTernal (source), entering the set by
SCART or by cinches (jacks)
Full Dual Screen (same as FDW)
Full Dual Window (same as FDS)
FLASH memory
Field Memory or Frequency
Modulation
Field-Programmable Gate Array
Flat TeleVision
Giga bits per second
Green TeleteXT
H_sync to the module
High Definition
Hard Disk Drive
High-bandwidth Digital Content
Protection: A key encoded into the
HDMI/DVI signal that prevents video
data piracy. If a source is HDCP coded
and connected via HDMI/DVI without
the proper HDCP decoding, the
picture is put into a snow vision mode
or changed to a low resolution. For
normal content distribution the source
and the display device must be
enabled for HDCP software key
decoding.
High Definition Multimedia Interface
HeadPhone
Monochrome TV system. Sound
carrier distance is 6.0 MHz
Inter IC bus
Inter IC Data bus
Inter IC Sound bus
Intermediate Frequency
Infra Red
Interrupt Request
The ITU Radio communication Sector
(ITU-R) is a standards body

iTV
LS

LATAM
LCD
LED
L/L'

LPL
LS
LVDS
Mbps
M/N
MHEG

MIPS

MOP
MOSFET
MPEG
MPIF
MUTE
MTV
NC
NICAM

NTC
NTSC

NVM
O/C
OSD
OAD

OTC
P50

subcommittee of the International


Telecommunication Union relating to
radio communication. ITU-656 (a.k.a.
SDI), is a digitized video format used
for broadcast grade video.
Uncompressed digital component or
digital composite signals can be used.
The SDI signal is self-synchronizing,
uses 8 bit or 10 bit data words, and has
a maximum data rate of 270 Mbit/s,
with a minimum bandwidth of 135
MHz.
Institutional TeleVision; TV sets for
hotels, hospitals etc.
Last Status; The settings last chosen
by the customer and read and stored
in RAM or in the NVM. They are called
at start-up of the set to configure it
according to the customer's
preferences
Latin America
Liquid Crystal Display
Light Emitting Diode
Monochrome TV system. Sound
carrier distance is 6.5 MHz. L' is Band
I, L is all bands except for Band I
LG.Philips LCD (supplier)
Loudspeaker
Low Voltage Differential Signalling
Mega bits per second
Monochrome TV system. Sound
carrier distance is 4.5 MHz
Part of a set of international standards
related to the presentation of
multimedia information, standardised
by the Multimedia and Hypermedia
Experts Group. It is commonly used as
a language to describe interactive
television services
Microprocessor without Interlocked
Pipeline-Stages; A RISC-based
microprocessor
Matrix Output Processor
Metal Oxide Silicon Field Effect
Transistor, switching device
Motion Pictures Experts Group
Multi Platform InterFace
MUTE Line
Mainstream TV: TV-mode with
Consumer TV features enabled (iTV)
Not Connected
Near Instantaneous Compounded
Audio Multiplexing. This is a digital
sound system, mainly used in Europe.
Negative Temperature Coefficient,
non-linear resistor
National Television Standard
Committee. Color system mainly used
in North America and Japan. Color
carrier NTSC M/N= 3.579545 MHz,
NTSC 4.43= 4.433619 MHz (this is a
VCR norm, it is not transmitted off-air)
Non-Volatile Memory: IC containing
TV related data such as alignments
Open Circuit
On Screen Display
Over the Air Download. Method of
software upgrade via RF transmission.
Upgrade software is broadcasted in
TS with TV channels.
On screen display Teletext and
Control; also called Artistic (SAA5800)
Project 50: communication protocol
between TV and peripherals

Precautions, Notes, and Abbreviation List


PAL

PCB
PCM
PDP
PFC
PIP
PLL

POD

POR
PSDL
PSL
PSLS

PTC
PWB
PWM
QRC
QTNR
QVCP
RAM
RGB

RC
RC5 / RC6
RESET
ROM
RSDS
R-TXT
SAM
S/C
SCART

SCL
SCL-F
SD
SDA
SDA-F
SDI
SDRAM
SECAM

SIF
SMPS
SoC
SOG
SOPS
SPI

S/PDIF
SRAM
SRP
SSB

Phase Alternating Line. Color system


mainly used in West Europe (colour
carrier = 4.433619 MHz) and South
America (colour carrier
PAL M = 3.575612 MHz and
PAL N = 3.582056 MHz)
Printed Circuit Board (same as PWB)
Pulse Code Modulation
Plasma Display Panel
Power Factor Corrector (or Preconditioner)
Picture In Picture
Phase Locked Loop. Used for e.g.
FST tuning systems. The customer
can give directly the desired frequency
Point Of Deployment: a removable
CAM module, implementing the CA
system for a host (e.g. a TV-set)
Power On Reset, signal to reset the uP
Power Supply for Direct view LED
backlight with 2D-dimming
Power Supply with integrated LED
drivers
Power Supply with integrated LED
drivers with added Scanning
functionality
Positive Temperature Coefficient,
non-linear resistor
Printed Wiring Board (same as PCB)
Pulse Width Modulation
Quasi Resonant Converter
Quality Temporal Noise Reduction
Quality Video Composition Processor
Random Access Memory
Red, Green, and Blue. The primary
color signals for TV. By mixing levels
of R, G, and B, all colors (Y/C) are
reproduced.
Remote Control
Signal protocol from the remote
control receiver
RESET signal
Read Only Memory
Reduced Swing Differential Signalling
data interface
Red TeleteXT
Service Alignment Mode
Short Circuit
Syndicat des Constructeurs
d'Appareils Radiorcepteurs et
Tlviseurs
Serial Clock I2C
CLock Signal on Fast I2C bus
Standard Definition
Serial Data I2C
DAta Signal on Fast I2C bus
Serial Digital Interface, see ITU-656
Synchronous DRAM
SEequence Couleur Avec Mmoire.
Colour system mainly used in France
and East Europe. Colour
carriers = 4.406250 MHz and
4.250000 MHz
Sound Intermediate Frequency
Switched Mode Power Supply
System on Chip
Sync On Green
Self Oscillating Power Supply
Serial Peripheral Interface bus; a 4wire synchronous serial data link
standard
Sony Philips Digital InterFace
Static RAM
Service Reference Protocol
Small Signal Board

SSC
STB
STBY
SVGA
SVHS
SW
SWAN
SXGA
TFT
THD
TMDS
TS
TXT
TXT-DW
UI
uP
UXGA
V
VESA
VGA
VL
VSB
WYSIWYR

WXGA
XTAL
XGA
Y
Y/C
YPbPr

YUV

L11M1.1L LA

3.

EN 7

Spread Spectrum Clocking, used to


reduce the effects of EMI
Set Top Box
STand-BY
800 600 (4:3)
Super Video Home System
Software
Spatial temporal Weighted Averaging
Noise reduction
1280 1024
Thin Film Transistor
Total Harmonic Distortion
Transmission Minimized Differential
Signalling
Transport Stream
TeleteXT
Dual Window with TeleteXT
User Interface
Microprocessor
1600 1200 (4:3)
V-sync to the module
Video Electronics Standards
Association
640 480 (4:3)
Variable Level out: processed audio
output toward external amplifier
Vestigial Side Band; modulation
method
What You See Is What You Record:
record selection that follows main
picture and sound
1280 768 (15:9)
Quartz crystal
1024 768 (4:3)
Luminance signal
Luminance (Y) and Chrominance (C)
signal
Component video. Luminance and
scaled color difference signals (B-Y
and R-Y)
Component video

2011-Apr-29

EN 8

4.

L11M1.1L LA

Mechanical Instructions

4. Mechanical Instructions
Index of this chapter:
4.1 Cable Dressing
4.2 Service Positions
4.3 Assy/Panel Removal
4.4 Set Re-assembly

4.1

Notes:
Figures below can deviate slightly from the actual situation,
due to the different set executions.

Cable Dressing

19130_002_110421.eps
110421

Figure 4-1 Cable dressing 32"

2011-Apr-29

Mechanical Instructions

L11M1.1L LA

4.

EN 9

11 mm saddle 1
150 mm tape 3
70 mm tape 4
Foam 2
19130_003_110426.eps
110426

Figure 4-2 Cable dressing 40"

2011-Apr-29

EN 10
4.2

4.

Mechanical Instructions

L11M1.1L LA

Service Positions

measurements and alignments. When using foam bars take


care that these always support the cabinet and never only the
display. Caution: Failure to follow these guidelines can
seriously damage the display!
Ensure that ESD safe measures are taken.

For easy servicing of a TV set, the set should be put face down
on a soft flat surface, foam buffers or other specific workshop
tools. Ensure that a stable situation is created to perform

4.3

Assy/Panel Removal
Instructions below apply to the 40PFL3606D/78, but will be
similar for other models.

4.3.1

Rear Cover

2
3

2
3
3

1
2
3

19130_004_110426.eps
110426

Figure 4-3 Rear cover removal (40")


Warning: Disconnect the mains power cord before removing
the rear cover.
See Figure 4-3.
1. Remove fixation screws [2] and [3] that secure the rear
cover. It is not necessary to remove the stand first [1].
2. Lift the rear cover from the TV. Make sure that wires and
flat foils are not damaged while lifting the rear cover from
the set.

2011-Apr-29

Mechanical Instructions
4.3.2

LCD Panel

4.
5.
6.
7.

Refer to Figure 4-4 for details.


1. Remove the Stand [A].
2. Remove the Speakers/Subwoofer [B].
3. Remove the PSU [C], SSB [D] and TCON (E).

L11M1.1L LA

4.

EN 11

Remove the IR/LED board [F].


Remove the Local Control board [G].
Remove the clamps [1].
Remove all metal subframes [2] that do not belong to the
LCD display.

2
1

2
1

C
1

2
1

B
1
2
1

G
F
1

A
1

19130_006_110426.eps
110426

Figure 4-4 LCD Panel removal (based on 40" model)

4.4

Set Re-assembly

Panel
To re-assemble the whole set, execute all processes in reverse
order.
Notes:
While re-assembling, make sure that all cables are placed
and connected in their original position. See Figure 4-5
Pay special attention not to damage the EMC foams in the
set. Ensure that EMC foams are mounted correctly.

Thinner blue FFC supporting


tape belong to Panel side

Proper FFC insertion: Silver line is not


visible when connector lock is closed

TCON

Thicker blue FFC supporting


tape belong to SSB side

Improper FFC insertion: Silver line is


visible when connector lock is closed
19130_007_110426.eps
110426

Figure 4-5 Flat Foil Cable (FFC) precautions

2011-Apr-29

EN 12

5.

L11M1.1L LA

Service Modes, Error Codes, and Fault Finding

5. Service Modes, Error Codes, and Fault Finding

5.1

Test Points
In the chassis schematics and layout overviews, the test points
are mentioned. In the schematics and layouts, test points are
indicated with Fxxx or Ixxx.
As most signals are digital, it will be difficult to measure
waveforms with a standard oscilloscope. Several key ICs are
capable of generating test patterns, which can be controlled via
ComPair. In this way it is possible to determine which part is
defective.
Perform measurements under the following conditions:
Service Default Mode.
Video: Colour bar signal.
Audio: 3 kHz left, 1 kHz right.

5.2

Service Modes
The Service Mode feature is split into four parts:
Service Default Mode (SDM).
Service Alignment Mode (SAM).
Customer Service Mode (CSM).
Computer Aided Repair Mode (ComPair).
SDM and SAM offer features, which can be used by the Service
engineer to repair/align a TV set. Some features are:
A pre-defined situation to ensure measurements can be
made under uniform conditions (SDM).
Activates the blinking LED procedure for error identification
when no picture is available (SDM).
The possibility to overrule software protections when SDM
is entered via the Service pins.
Make alignments (e.g. White Tone), (de)select options,
enter options codes, reset the error buffer (SAM).
Display information (SDM or SAM indication in upper
right corner of screen, error buffer, software version,
operating hours, options and option codes, sub menus).
The CSM is a Service Mode that can be enabled by the
consumer. The CSM displays diagnosis information, which the
customer can forward to the dealer or call centre. In CSM
mode, CSM, is displayed in the top right corner of the screen.
The information provided in CSM and the purpose of CSM is to:
Increase the home repair hit rate.
Decrease the number of nuisance calls.
Solved customers' problem without home visit.

5.2.1

General
Next items are applicable to all Service Modes or are general.
Life Timer
During the life time cycle of the TV set, a timer is kept (called
Op. Hour). It counts the normal operation hours (not the
Stand-by hours). The actual value of the timer is displayed in
SDM and SAM in a decimal value. Every two soft-resets
increase the hour by +1. Stand-by hours are not counted.
Software Identification, Version, and Cluster
The software ID, version, and cluster will be shown in the main
menu display of SDM, SAM, and CSM.
The screen will show: AAAAAAB-XX.YY, where:
AAAAAA is the chassis name: L11M11.
B is the region indication: E= Europe, A= AP/China, U=
NAFTA, L= LATAM.
XX is the main version number: this is updated with a major
change of specification (incompatible with the previous
software version). Numbering will go from 01 - 99 and AA ZZ.
If the main version number changes, the new version
number is written in the NVM.
If the main version number changes, the default
settings are loaded.
YY is the sub version number: this is updated with a minor
change (backwards compatible with the previous versions)
Numbering will go from 00 - 99.
If the sub version number changes, the new version
number is written in the NVM.
If the NVM is fresh, the software identification, version,
and cluster will be written to NVM.
Display Option Code Selection
When after an SSB or display exchange, the display option
code is not set properly, it will result in a TV with no display.
Therefore, it is required to set this display option code after
such a repair.
To do so, press the following key sequence on a standard RC
transmitter: 062598 directly followed by MENU/HOME and
xxx, where xxx is a 3 digit decimal value of the panel type,
see sticker on the side/bottom of the cabinet. When the value
is accepted and stored in NVM, the set will switch to Stand-by,
to indicate that the process has been completed.

Display Option
Code

39mm

PHILIPS
27mm

Index of this chapter:


5.1 Test Points
5.2 Service Modes
5.3 Service Tools
5.4 Error Codes
5.5 The Blinking LED Procedure
5.6 Fault Finding and Repair Tips
5.7 Software Upgrading

040

MODEL:
32PF9968/10
PROD.SERIAL NO:
AG 1A0620 000001

ComPair Mode is used for communication between a computer


and a TV on I2C /UART level and can be used by a Service
engineer to quickly diagnose the TV set by reading out error
codes, read and write in NVMs, communicate with ICs and the
uP (PWM, registers, etc.), and by making use of a fault finding
database. It will also be possible to up and download the
software of the TV set via I2C with help of ComPair. To do this,
ComPair has to be connected to the TV set via the ComPair
connector, which will be accessible through the rear of the set
(without removing the rear cover).

2011-Apr-29

(CTN Sticker)

10000_038_090121.eps
090819

Figure 5-1 Location of Display Option Code sticker


During this algorithm, the NVM-content must be filtered,
because several items in the NVM are TV-related and not SSBrelated (e.g. Model and Prod. S/N). Therefore, Model and
Prod. S/N data is changed into See Type Plate.
In case a call centre or consumer reads See Type Plate in
CSM mode, he needs to look to the side/bottom sticker to
identify the set, for further actions.

Service Modes, Error Codes, and Fault Finding


5.2.2

Service Default Mode (SDM)

Purpose
Set the TV in SDM mode in order to be able to create a predefined setting for measurements to be made. In this platform,
a simplified SDM is introduced (without protection override and
without tuning to a predefined frequency).

5.

EN 13

ERR: Shows all errors detected since the last time the
buffer was erased in format <xxx> <xxx> <xxx> <xxx>
<xxx> (five errors possible).
OP: Used to read-out the option bytes. Ten codes (in two
rows) are possible.

How to Navigate
As this mode is read only, there is not much to navigate. To
switch to other modes, use one of the following methods:
Command MENU from the user remote will enter the
normal user menu (brightness, contrast, color, etc...) with
SDM OSD remaining, and pressing MENU key again will
return to the last status of SDM again.
To prevent the OSD from interfering with measurements in
SDM, command OSD or i+ (STATUS or INFO for
NAFTA and LATAM) from the user remote will toggle the
OSD on/off with SDM OSD remaining always on.
Press the following key sequence on the remote control
transmitter: 062596 directly followed by the INFO[i+]/OK
button to switch to SAM (do not allow the display to time out
between entries while keying the sequence).

Specifications
Set linear video and audio settings to 50%, but volume to
25%. Stored user settings are not affected.
Set Smart Picture to Game.
Set Smart Sound to Standard.
Tune channel to:
- for analogue SDM: channel 3 (61.25 MHz)
- for digital SDM: channel 26 (545.143 MHz).
For digital SDM: set PID default from the stream.
All service-unfriendly modes (if present) are disabled, since
they interfere with diagnosing/repairing a set. These
service unfriendly modes are:
(Sleep) timer.
Blue mute/Wall paper.
Auto switch off (when there is no ident signal).
Hotel or hospital mode.
Child lock or parental lock (manual or via V-chip).
Skipping, blanking of Not favourite, Skipped or
Locked presets/channels.
Automatic storing of Personal Preset or Last Status
settings.
Automatic user menu time-out (menu switches back/
OFF automatically.
Auto Volume levelling (AVL).
How to Activate
To activate analogue SDM, use one of the following methods:
Press the following key sequence on the RC transmitter:
062596 directly followed by the MENU button.
Short one of the Service pads on the TV board during cold
start (see Figure 5-2). Then press the mains button
(remove the short after start-up).
Caution: When doing this, the service-technician must
know exactly what he is doing, as it could damage the
television set.
To activate digital SDM:
Press the following sequence on the RC transmitter:
062593 directly followed by the MENU button.

L11M1.1L LA

How to Exit
Switch the set to Stand-by by
pressing the standby button on the remote control
transmitter or on the television set, or
via a standard RC-transmitter by keying the 00 sequence.
If you switch the television set off by removing the mains (i.e.,
unplugging the television), the television set will remain in SDM
when mains is re-applied, and the error buffer is not cleared.
The error buffer will only be cleared when the clear command
is used in the SAM menu.
Note:
If the TV is switched off by a power interrupt while in SDM,
the TV will show up in the last status of SDM menu as soon
as the power is supplied again. The error buffer will not be
cleared.
In case the set is accidentally in Factory mode (with an F
displayed on the screen), pressing and holding VOL-
button for 5 seconds and then followed by pressing and
holding the CH- button for another 5 seconds should exit
the Factory mode.
5.2.3

Service Alignment Mode (SAM)


Purpose
To change option settings.
To display / clear the error code buffer.
To perform alignments.
Specifications
Operation hours counter (maximum five digits displayed).
Software version, error codes, and option settings display.
Error buffer clearing.
Option settings.
Software alignments (White Tone).
NVM Editor.
Set screen mode to full screen (all content is visible).
Set Smart Picture to Game.

SDM

19130_008_110426.eps
110426

Figure 5-2 Service pads (SSB component side)


On Screen Menu
After activating SDM, the following items are displayed, with
SDM in the upper right corner of the screen to indicate that the
television is in Service Default Mode.
Menu items and explanation:
xxxxx: Operating hours (in decimal).
AAAAAAB-XX.YY: See paragraph Software
Identification, Version, and Cluster for the SW name
definition.

How to Activate
To activate SAM, use one of the following methods:
Press the following key sequence on the remote control
transmitter: 062596 directly followed by the INFO[i+] /OK
button. Do not allow the display to time out between entries
while keying the sequence.
Or via ComPair.
After entering SAM, the following items are displayed, with
SAM in the upper right corner of the screen to indicate that the
television is in Service Alignment Mode.

2011-Apr-29

EN 14

5.

L11M1.1L LA

Service Modes, Error Codes, and Fault Finding

Menu items and explanation:


1. System Information.
Op Hour: This represents the life timer. The timer
counts normal operation hours, but does not count
Stand-by hours.
MAIN SW ID: See paragraph Software Identification,
Version, and Cluster for the SW name definition.
ERR: Shows all errors detected since the last time the
buffer was erased. Five errors possible.
OP1/OP2: Used to read-out the option bytes. See
paragraph 6.6 Option Settings in the Alignments
section for a detailed description. Ten codes are
possible.
2. Tuner.
AGC Adjustment: See paragraph 6.3.1 for
instructions.
Store: To store the data.
3. Clear. Erases the contents of the error buffer. Select this
menu item and press the MENU RIGHT key on the remote
control. The content of the error buffer is cleared.
4. Options. To set the option bits. See paragraph 6.6 Option
Settings in the Alignments chapter for a detailed
description.
5. RGB Align. To align the White Tone. See White Tone
Alignment: for a detailed description.
6. NVM Editor. To change the NVM data in the television set.
See also paragraph 5.6 Fault Finding and Repair Tips.
7. Upload to USB.
8. Download from USB.
9. Initialise NVM. To initialize a (corrupted) NVM. Be careful,
this will erase all settings!
10. Auto ADC. Refer to chapter 6. Alignments for detailed
information.
11. EDID Write Enable. Enables EDID writing (not applicable
to Berlinale sets).
12. Service Data. Virtual Key board for character input entry.
How to Navigate
In the SAM menu, select menu items with the UP/DOWN
keys on the remote control transmitter. The selected item
will be indicated. When not all menu items fit on the screen,
use the UP/DOWN keys to display the next / previous
menu items.
With the LEFT/RIGHT keys, it is possible to:
Activate the selected menu item.
Change the value of the selected menu item.
Activate the selected sub menu.
When you press the MENU button twice while in top level
SAM, the set will switch to the normal user menu (with the
SAM mode still active in the background). To return to the
SAM menu press the MENU button.
The INFO[i+]/OK key from the user remote will toggle the
OSD on/off with SAM OSD remaining always on.
Press the following key sequence on the remote control
transmitter: 062596 directly followed by the MENU button
to switch to SDM (do not allow the display to time out
between entries while keying the sequence).
How to Store SAM Settings
To store the settings changed in SAM mode (except the
OPTIONS and RGB ALIGN settings), leave the top level SAM
menu by using the POWER button on the remote control
transmitter or the television set. The mentioned exceptions
must be stored separately via the STORE button.
How to Exit
Switch the set to STANDBY by pressing the mains button on
the remote control transmitter or the television set, or by
keying-in the 00 sequence on a standard RC-transmitter.
Note:
When the TV is switched off by a power interrupt while in
SAM, the TV will show up in normal operation mode as

2011-Apr-29

5.2.4

soon as the power is supplied again. The error buffer will


not be cleared.
In case the set is in Factory mode by accident (with F
displayed on screen), pressing and holding VOL- button
for 5 seconds and then followed by pressing and holding
the CH- button for another 5 seconds should exit the
Factory mode.

Customer Service Mode (CSM)


Purpose
The Customer Service Mode shows error codes and
information on the TVs operation settings. A call centre can
instruct the customer (by telephone) to enter CSM in order to
identify the status of the set. This helps them to diagnose
problems and failures in the TV before making a service call.
The CSM is a read-only mode; therefore, modifications are not
possible in this mode.
Specifications
Ignore Service unfriendly modes.
Set volume to 25%.
Set Smart Picture to Game.
Set Smart Sound to Standard.
Line number for every line (to make CSM language
independent).
Set the screen mode to full screen (all contents on screen
is visible).
After leaving the Customer Service Mode, the original
settings are restored.
Possibility to use CH+ or CH- for channel surfing, or
enter the specific channel number on the RC.
How to Activate
To activate CSM, press the following key sequence on a
standard remote control transmitter: 123654 (do not allow the
display to time out between entries while keying the sequence).
After entering the Customer Service Mode, the following items
are displayed:
Menu Explanation CSM1
1. Set Type. Type number, e.g. 32PFL3605/78. (*)
2. Production code. Product serial no., e.g.
BZ1A1008123456 (*). BZ= Production centre, 1= BOM
code, A= Service version change code, 10= Production
year, 08= Production week, 123456= Serial number.
3. Installation date. Indicates the date of the first initialization
of the TV. This date is acquired via time extraction.
4. a - Option Code 1. Option code information (group 1).
b - Option Code 2. Option code information (group 2).
5. SSB. Indication of the SSB factory ID (= 12nc). (*)
6. Display. Indication of the display ID (=12 nc). (*)
7. PSU. Indication of the PSU factory ID (= 12nc).
(*) If an NVM IC is replaced or initialized, these items must be
re-written to it. ComPair will foresee in a possibility to do this.
Also the NVM editor in the SAM menu can be used.
Menu Explanation CSM2
1. Current Main SW. Shows the main software version.
2. Standby SW. Shows the Stand-by software version.
3. Panel Code. Shows the current display code.
4. Bootloader ID. Shows the Bootloader software ID.
5. NVM Version. The NVM software version no.
6. Flash ID. Shows the flash ID.
Menu Explanation CSM3
1. Signal Quality. Shows the signal quality (No Tuned/Poor/
Average/Good).
2. Child lock. This is a combined item for locks. If any lock
(Preset lock, child lock, lock after, or Parental lock) is
active, this item indicates active.

Service Modes, Error Codes, and Fault Finding


3. HDCP Keys. Indicates if the HDMI keys (or HDCP keys)
are valid or not. Not applicable to Berlinale series.
4. not used
5. not used
6. not used
7. not used.

L11M1.1L LA

ComPair II

Create a CSM dump on an USB stick


There will be CSM dump to a plugged in USB-stick upon
entering CSM-mode. An extended CSM dumpwill be created
when the OK button on RC is pressed in CSM while a USB
stick is plugged in. A direct CSM flash dump will be created
when the buttons red + 2679 on the remote control are
pressed in CSM while a USB stick is plugged in.

5.3.1

ComPair

How to Connect
This is described in the ComPair chassis fault finding database.

TO
UART SERVICE
CONNECTOR

Multi
function

I2C

RS232 /UART

PC

ComPair II Developed by Philips Brugge

HDMI
I2C only

Optional power
5V DC

10000_036_090121.eps
091118

Figure 5-3 ComPair II interface connection


Caution: It is compulsory to connect the TV to the PC as
shown in the picture above (with the ComPair interface in
between), as the ComPair interface acts as a level shifter. If
one connects the TV directly to the PC (via UART), ICs will be
blown!

Introduction
ComPair (Computer Aided Repair) is a Service tool for Philips
Consumer Electronics products. and offers the following:
1. ComPair helps you to quickly get an understanding on how
to repair the chassis in a short and effective way.
2. ComPair allows very detailed diagnostics and is therefore
capable of accurately indicating problem areas. You do not
have to know anything about I2C or UART commands
yourself, because ComPair takes care of this.
3. ComPair speeds up the repair time since it can
automatically communicate with the chassis (when the uP
is working) and all repair information is directly available.
4. ComPair features TV software up possibilities.
Specifications
ComPair consists of a Windows based fault finding program
and an interface box between PC and the (defective) product.
The (new) ComPair II interface box is connected to the PC via
an USB cable. For the TV chassis, the ComPair interface box
and the TV communicate via a bi-directional cable via the
service connector(s).

RC out

TO
I2C SERVICE
CONNECTOR

Optional Power Link/ Mode


Switch
Activity

How to Exit
To exit CSM, use one of the following methods:
Press the MENU/HOME button on the remote control
transmitter.
Press the POWER button on the remote control
transmitter.
Press the POWER button on the television set.

Service Tools

EN 15

TO TV
TO
UART SERVICE
CONNECTOR

RC in

5.3

5.

How to Order
ComPair II order codes:
ComPair II interface: 3122 785 91020.
ComPair UART interface cable: 3138 188 75051.
Program software can be downloaded from the Philips
Service web portal.
Note: For this chassis, Pgammar and T-con NVM
programming (VCOM alignment) are added to ComPair.
Additional cables for VCOM Alignment
ComPair/I2C interface cable: 3122 785 90004.
ComPair/VGA adapter cable: 9965 100 09269.

5.4

Error Codes

5.4.1

Introduction
Error codes are required to indicate failures in the TV set. In
principle a unique error code is available for every:
Activated (SW) protection.
Failing I2C device.
General I2C error.
The last five errors, stored in the NVM, are shown in the
Service menus. This is called the error buffer.
The error code buffer contains all errors detected since the last
time the buffer was erased. The buffer is written from left to
right. When an error occurs that is not yet in the error code
buffer, it is displayed at the left side and all other errors shift one
position to the right.
An error will be added to the buffer if this error differs from any
error in the buffer. The last found error is displayed on the left.
An error with a designated error code never leads to a
deadlock situation. It must always be diagnosable (e.g. error
buffer via OSD or blinking LED or via ComPair).
In case a failure identified by an error code automatically
results in other error codes (cause and effect), only the error
code of the MAIN failure is displayed.

2011-Apr-29

EN 16
5.4.2

5.

L11M1.1L LA

Service Modes, Error Codes, and Fault Finding

How to Read the Error Buffer


You can read the error buffer in three ways:
On screen via the SAM/SDM/CSM (if you have a picture).
Example:
ERROR: 0 0 0 0 0 : No errors detected
ERROR: 6 0 0 0 0 : Error code 6 is the last and only
detected error
ERROR: 9 6 0 0 0 : Error code 6 was detected first and
error code 9 is the last detected (newest) error
Via the blinking LED procedure (when you have no
picture). See paragraph 5.5 The Blinking LED Procedure.
Via ComPair.

5.4.3

Example (2): the content of the error buffer is 12 9 6 0 0


After entering SDM, the following occurs:
1 long blink of 5 seconds to start the sequence,
12 short blinks followed by a pause of 1.5 seconds,
9 short blinks followed by a pause of 1.5 seconds,
6 short blinks followed by a pause of 1.5 seconds,
1 long blink of 1.5 seconds to finish the sequence,
The sequence starts again with 12 short blinks.
5.5.2

Displaying the Entire Error Buffer


Additionally, the entire error buffer is displayed when Service
Mode SDM is entered.

Error codes
The layer 1 error codes are pointing to the defective board.
They are triggered by LED blinking when CSM is activated. In
the LC10 platform, only two boards are present: the SSB and
the PSU/IPB, meaning only the following layer 1 errors are
defined:
2: SSB
3: IPB/PSU
4: Display

5.6

Fault Finding and Repair Tips


Notes:
It is assumed that the components are mounted correctly
with correct values and no bad solder joints.
Before any fault finding actions, check if the correct
options are set.

5.6.1

NVM Editor

Table 5-1 Error code table


Layer-1
Defective
error code board

In some cases, it can be convenient if one directly can change


the NVM contents. This can be done with the NVM Editor in
SAM mode. With this option, single bytes can be changed.

Layer-2
error code Defective device

SSB

11

Speaker DC protection active on SSB

IPB/PSU

16

+12 missing/low, PSU defective

IPB/PSU

17

POK line defective

SSB

35

EEPROM I2C error on SSB, M24C16

SSB

34

Tuner I2C error on SSB

SSB

23

HDMI Mux IC I2C error on SSB - Berninale


models with Mux only

SSB

27

Channel decoder on SSB

Display
(Inverter)

18

LCD Panel inverter error. INV_STATUS


(for 32 sets only)

Caution:
Do not change these, without understanding the
function of each setting, because incorrect NVM
settings may seriously hamper the correct functioning
of the TV set!
Always write down the existing NVM settings, before
changing the settings. This will enable you to return to the
original settings, if the new settings turn out to be incorrect.
5.6.2

5.4.4

Load Default NVM Values

How to Clear the Error Buffer


The error code buffer is cleared in the following cases:
By using the CLEAR command in the SAM menu:
By using the following key sequence on the remote control
transmitter: 062599 directly followed by the OK button.
If the contents of the error buffer have not changed for 50
hours, the error buffer resets automatically.
Note: If you exit SAM by disconnecting the mains from the
television set, the error buffer is not reset.

5.5

The Blinking LED Procedure

5.5.1

Introduction
The software is capable of identifying different kinds of errors.
Because it is possible that more than one error can occur over
time, an error buffer is available, which is capable of storing the
last five errors that occurred. This is useful if the OSD is not
working properly.
Errors can also be displayed by the blinking LED procedure.
The method is to repeatedly let the front LED pulse with as
many pulses as the error code number, followed by a period of
1.5 seconds in which the LED is off. Then this sequence is
repeated.
Example (1): error code 4 will result in four times the sequence
LED on for 0.25 seconds / LED off for 0.25 seconds. After
this sequence, the LED will be off for 1.5 seconds. Any RC
command terminates the sequence. Error code LED blinking is
in red color.

2011-Apr-29

It is possible to download default values automatically into the


NVM in case a blank NVM is placed or when the NVM first 20
address contents are FF. After the default values are
downloaded, it is possible to start-up and to start aligning the
TV set. To initiate a forced default download the following
action has to be performed:
1. Switch off the TV set with the mains cord disconnected
from the wall outlet (it does not matter if this is from Standby or Off situation).
2. Short-circuit the SDM pads on the SSB (keep short
circuited, see Figure 5-2).
3. Press P+ or CH+ on the local keyboard (and keep it
pressed).
4. Reconnect the mains supply to the wall outlet.
5. Release the P+ or CH+ when the set is started up and
has entered SDM.
When the downloading has completed successfully, the set will
perform a restart. After this, put the set to Stand-by and remove
the short-circuit on the SDM pads.

Alternative method:
It is also possible to upload the default values to the NVM with
ComPair in case the SW is changed, the NVM is replaced with
a new (empty) one, or when the NVM content is corrupted.
After replacing an EEPROM (or with a defective/no EEPROM),
default settings should be used to enable the set to start-up and
allow the Service Default Mode and Service Alignment Mode to
be accessed.

Service Modes, Error Codes, and Fault Finding


5.6.3

No Picture

Unstable Picture via HDMI input


Check (via ComPair) if HDMI EDID data is properly
programmed.

5.6.5

5.7.4

HDMI CEC Not Functioning


Go to Home/Menu ->Setup -> Installation -> Preference and
set the Easylink option to on. Also check if the connected
device is CEC enabled.

5.6.7

Possible Stand-by Controller failure. Reflash the SW.

Software Upgrading

5.7.1

Introduction

Important: The file must be located in the "/Repair" directory


of the USB stick.
5.7.5

It is possible for the user to upgrade the main software via the
USB port. This allows replacement of a software image in a
stand alone set. A description on how to upgrade the main
software can be found in the DFU or on the Philips website.
5.7.2

Main Software Upgrade


Automatic Software Upgrade
In normal conditions, so when there is no major problem with
the TV, the main software and the default software upgrade
application can be upgraded with the autorun.upg (FUS part
in the one-zip file). This can also be done by the consumers
themselves, but they will have to get their software from the
commercial Philips website or via the Software Update
Assistant in the user menu (see DFU). The autorun.upg file
must be placed in the root of your USB stick.
How to upgrade:
1. Copy the autorun.upg file to the root of an USB stick.
2. Insert the USB stick in the side I/O while the set is on.
The TV will prompt an upgrade message. Press Update
to continue, after which the upgrading process will start. As
soon as the programming is finished, the set must be
restarted.
In the Setup menu you can check if the latest software is
running.

5.7.3

How to Copy EDID Data to/from USB

Write EDID Data to TV


1. First, ensure (via a PC) that the filename on the USB stick
has the correct format: "L11M11L_EDID_U2T.BIN".
2. Insert the USB stick into the USB slot while in SAM mode.
3. Execute the command "NVM Copy" > "EDID Copy from
USB" to copy the USB data to EDID (this takes about a
minute to complete).

TV Will Not Start-up from Stand-by.

5.7

EN 17

Write EDID Data to USB


1. Insert the USB stick into the USB slot while in SAM mode.
2. Execute the command "NVM Copy" > "EDID Copy to
USB", to copy the EDID data to the USB stick. The
filename on the USB stick will be named
"L11M11L_EDID_T2U.BIN" (this takes a couple of
seconds).

No Picture via HDMI input


Check if HDCP key is valid. This can be done in CSM.

5.6.6

5.

3. Execute the command "NVM Copy" > "NVM Copy from


USB" to copy the USB data to NVM (this takes about a
minute to complete).
To write an NVM mask to the TV, ensure that the mask has the
correct format: "L11M11L_NVM_U2T.MAK" (0x00 to write
protect, 0xFF to overwrite).
Important: The file must be located in the "/Repair" directory
of the USB stick.

When you have no picture, first make sure you have entered
the correct display code.
See Display Option Code Selection for the instructions.
5.6.4

L11M1.1L LA

How to Copy the Channel List to/from USB


Write Channel List Data to USB
1. Insert the USB stick into the USB slot while in SAM mode.
2. Execute the command "Channel list Copy to USB", to copy
the channel list data to the USB stick. The filename on the
USB stick will be named "L11M11L_CHTB_T2U.BIN" (this
takes a couple of seconds).
Write Channel List Data to TV
1. First, ensure (via a PC) that the filename on the USB stick
has the correct format: "L11M11L_CHTB_U2T.BIN".
2. Insert the USB stick into the USB slot while in SAM mode.
3. Execute the command "Chanel list Copy from USB" to
copy the USB data to the TV (this takes about a minute to
complete).
Important: The file must be located in the "/Repair" directory
of the USB stick.

How to Copy NVM Data to/from USB


Write NVM Data to USB
1. Insert the USB stick into the USB slot while in SAM mode.
2. Execute the command "NVM Copy" > "NVM Copy to USB",
to copy the NVM data to the USB stick. The NVM filename
on the USB stick will be named
"L11M11L_NVM_T2U.BIN" (this takes a couple of
seconds).
Write NVM Data to TV
1. First, ensure (via a PC) that the filename on the USB stick
has the correct format: "L11M11L_NVM_U2T.BIN".
2. Insert the USB stick into the USB slot while in SAM mode.

2011-Apr-29

EN 18

6.

L11M1.1L LA

Alignments

6. Alignments
6.3

Index of this chapter:


6.1 General Alignment Conditions
6.2 Hardware Alignments
6.3 Software Alignments
6.4 ADC gain adjustment
6.6 Option Settings

With the software alignments of the Service Alignment Mode


(SAM) the Tuner and RGB settings can be aligned.

Note: Figures below can deviate slightly from the actual


situation, due to the different set executions.

6.3.1

Perform all electrical adjustments under the following


conditions:
Power supply voltage (depends on region):
AP-NTSC: 120 VAC or 230 VAC / 50 Hz ( 10%).
AP-PAL-multi: 120 - 230 VAC / 50 Hz ( 10%).
EU: 230 VAC / 50 Hz ( 10%).
LATAM-NTSC: 120 - 230 VAC / 50 Hz ( 10%).
US: 120 VAC / 60 Hz ( 10%).
Connect the set to the mains via an isolation transformer
with low internal resistance.
Allow the set to warm up for approximately 15 minutes.
Measure voltages and waveforms in relation to correct
ground (e.g. measure audio signals in relation to
AUDIO_GND).
Caution: It is not allowed to use heatsinks as ground.
Test probe: Ri > 10 Mohm, Ci < 20 pF.
Use an isolated trimmer/screwdriver to perform
alignments.

6.2

Hardware Alignments
There are no hardware alignments foreseen for this chassis,
but below find an overview of the most important DC voltages
on the SSB. These can be used for checking proper functioning
of the DC/DC converters.
Test
Description Point

Specifications (V)
Min.

Typ.

Max.

Diagram

+12VS

11.7

12.3

12.91

B01_DC-DC

F118

+3V3_STBY F113

3.2

3.3

3.4

B01_DC-DC

+3V3_SW

F133

3.17

3.34

3.5

B01_DC-DC

+1V25_SW

F131

1.18

1.25

1.31

B01_DC-DC

+5V_SW

F132

4.98

5.25

5.51

B01_DC-DC

+1V8_SW

F125

1.74

1.83

1.92

B01_DC-DC

+1V1_SW

F101

0.94

1.1

1.15

B01_DC-DC

+5VS

F235

4.94

5.2

5.46

B02A_Tuner_IF

+2V5_SW

F136

2.38

2.5

2.62

B01_DC-DC

+5VTUN_DI F236
GITAL

4.75

5.25

B02_Tuner_IF

VLS_15V6

FJ01

14.82

15.6

16.38

B08C_TCON DC/DC

VGH_35V

FM02

34.0

35.0

36.0

B08F_MINI LVDS

VGL_-6V

FJ14

-7.0

-6.0

-5.0

B08C_TCON DC/DC

VCC_3V3

FJ13

3.14

3.3

3.47

B08C_TCON DC/DC

VCC1V8

FJ05

1.71

1.8

1.89

B08C_TCON DC/DC

2011-Apr-29

No alignment is necessary, as the AGC alignment is done


automatically.
6.3.2

General Alignment Conditions

Tuner Adjustment (RF AGC Take Over Point)


Purpose: To keep the tuner output signal constant as the input
signal amplitude varies.

General: The Service Default Mode (SDM) and Service


Alignment Mode (SAM) are described in chapter 5. Menu
navigation is done with the CURSOR UP, DOWN, LEFT or
RIGHT keys of the remote control transmitter.

6.1

Software Alignments

RGB Alignment
Before alignment, set the picture as follows:
Picture Setting
Dynamic backlight

Off

Dynamic Contrast

Off

Colour Enhancement

Off

Picture Format

Unscaled

Light Sensor

Off

Brightness

50

Colour

Contrast

100

White Tone Alignment:


Activate SAM.
Select RGB Align. and choose a color temperature.
Use a 100% white screen as input signal and set the
following values:
Red BL Offset and Green BL Offset to 7 (if
present).
All White point values initial to 127.
In case you have a color analyzer:
Measure with a calibrated (phosphor- independent) color
analyzer (e.g. Minolta CA-210) in the centre of the screen.
Consequently, the measurement needs to be done in a
dark environment.
Adjust the correct x,y coordinates (while holding one of the
White point registers R, G or B on max. value) by means of
decreasing the value of one or two other white points to the
correct x,y coordinates (see Table 6-1 White D alignment
values). Tolerance: dx: 0.002, dy: 0.002.
Repeat this step for the other color Temperatures that need
to be aligned.
When finished return to the SAM root menu and press
STANDBY on the RC to store the aligned values to the
NVM.
Table 6-1 White D alignment values
Value Cool (11000 K) Normal (9000 K) Warm (6500 K)
x

0.276

0.287

0.313

0.282

0.296

0.329

If you do not have a color analyzer, you can use the default
values. This is the next best solution. The default values are
average values coming from production (statistics).
Set the RED, GREEN and BLUE default values per
temperature according to the values in the Tint settings
table.
When finished return to the SAM root menu and press
STANDBY on the RC to store the aligned values to the
NVM.

Alignments
6.5

Table 6-2 Tint settings 32"


Colour Temp.

Cool

t.b.d.

t.b.d.

t.b.d.

Normal

t.b.d.

t.b.d.

t.b.d.

Warm

t.b.d.

t.b.d.

t.b.d.

6.4

Cool

t.b.d.

t.b.d.

t.b.d.

Normal

t.b.d.

t.b.d.

t.b.d.

Warm

t.b.d.

t.b.d.

t.b.d.

ADC gain adjustment


Use a Quantum Data Patters Generator 802BT and apply a
PgcWrgb image (dot, cross and color bar mix pattern)
according to Figure 6-1.

6.

EN 19

TCON Alignment (= VCOM alignment)


New requirement for TCON on SSB project:
The purpose of VCOM alignment is to obtain an equal
voltages for both Positive and Negative LC polarity. This is
important to avoid Flicker and Image Sticking.
The P-Gamma + VCOM calibrator IC, ISL24837 is used for
VCOM adjustment.
The adjusted VCOM data will be stored inside on-chip
memory and will be automatically recalled during each
power-up.

Table 6-3 Tint settings 40"


Colour Temp.

L11M1.1L LA

ComPair (see 5.3.1 ComPair) will foresee in a possibility to do


this alignment.

6.6

Option Settings

6.6.1

Introduction
The microprocessor communicates with a large number of I2C
ICs in the set. To ensure good communication and to make
digital diagnosis possible, the microprocessor has to know
which ICs to address. The presence/absence of these specific
ICs (or functions) is made known by the option codes.
Notes:
After changing the option(s), save them with the STORE
command.
The new option setting becomes active after the TV is
switched off and on again with the mains switch (the
EAROM is then read again).

6.6.2
18920_200_100317.eps
100317

Figure 6-1 PgcWrgb pattern


6.4.1

YPbPr
Following instructions result in correct alignment of ADC gain,
offset and phase, related to YPbPr input signal. Apply a signal
of format 1080i25.
Apply following signals to the YPbPr input connectors:
Pr signal of 0.7 Vp-p1 / 75 ohm to the red cinch
connector.
Y signal of 0.7 Vb-p2 / 75 ohm with a sync pulse of 0.3
Vp-p1 to the green cinch connector.
Pb signal of 0.7 Vb-p1 / 75 ohm to the blue cinch
connector.
Select the input source to YPbPr input.
In SAM, initiate the Auto ADC calibration command.
Upon appearance of the Auto ADC Completed message, the
alignment is completed.

How To Set Option Codes


When the NVM is replaced, all options will require resetting. To
be certain that the factory settings are reproduced exactly, you
must set all option numbers. You can find the correct option
numbers see sticker on the inside the cabinet.
How to Change Options Codes
An option code (or option byte) represents eight different
options (bits). All options are controlled via ten option bytes
(OP#1... OP#10).
Activate SAM and select Options. Now you can select the
option byte (OP#1... OP#10) with the CURSOR UP/ DOWN
keys, and enter the new 3 digit (decimal) value. For the correct
factory default settings, see the sticker inside the set.

Notes:
1. Peak-to-Peak
2. Black-to-Peak.
6.4.2

PC VGA
Following instructions result in correct alignment of ADC gain,
offset and phase, related to PC VGA input signal. Apply a
signal of format DMT1060.
Apply following signals to the PC VGA input connector:
Red signal of 0.7 Vp-p1 / 75 ohm.
Green signal of 0.7 Vp-p1 / 75 ohm.
Blue signal of 0.7 Vp-p1 / 75 ohm.
Select the input source to PC VGA input.
In SAM, initiate the Auto ADC calibration command.
Upon appearance of the Auto ADC Completed message, the
alignment is completed.
2011-Apr-29

EN 20

7.

L11M1.1L LA

Circuit Descriptions

7. Circuit Descriptions
7.1

Index of this chapter:


7.1 Introduction
7.2 Power Supply
7.3 Video
7.3.1 Video: Front-End
7.4 Audio
7.5 Inputs
7.5.1 Inputs: HDMI
7.5.2 Inputs: USB

Introduction
The LC11M1.1L LA chassis is a digital chassis using a
Mediatek chipset. It covers screen sizes of 32" to 40".
The xxPFL3x06D/xx sets come with the Thriller styling, and
the xxPFL5x06D/xx come with the Berlinale styling.

Notes:
Only new circuits (circuits that are not published recently)
are described.
Figures can deviate slightly from the actual situation, due
to different set executions.
For a good understanding of the following circuit
descriptions, please use chapter 9. Block Diagrams and
10. Circuit Diagrams and PWB Layouts. Where necessary,
you will find a separate drawing for clarification.

Main key components are the Mediatek MT5363 integrated


System On Chip (SoC) that supports multimedia video/audio
input, and the integrated TCON (Timing Controller) part for the
LCD panel.
System SoC is based on MT5363:
NAND Flash 128 Mbyte, NumOnyx/Hynix.
DDR 128 Mbyte (32 16M, 2 pcs), Hynix.
Use internal MT5363 Stand-by micro-controller.
Tuner/Frontend configuration:
Half NIM tuner (VA1E1BF2403) from Sharp.
Toshiba Channel Decoder (TC90517).
Interfaces for debug and SW upgrade:
UART (3.5 mm jack).
USB port.
JTAG.
Refer to Figure 7-1 for details.

19130_009_110426.eps
110429

Figure 7-1 L11M1.1L LA Architecture

2011-Apr-29

Circuit Descriptions

L11M1.1L LA

7.

EN 21

19130_010_110426.eps
110426

Figure 7-2 SSB cell layout

19130_047_110429.eps
110429

Figure 7-3 SSB key component overview

2011-Apr-29

EN 22

7.

Circuit Descriptions

L11M1.1L LA

19130_048_110429.eps
110429

Figure 7-4 TCON key component overview

7.2

Power Supply
The Power Supply Unit (PSU) in this chassis is a buy-in and is
a black-box for Service. When defective, a new panel must be
ordered and the defective panel must be returned for repair,
unless the main fuse of the unit is broken. Always replace the
fuse with one with the correct specifications! This part is
commonly available in the regular market.

+12 VS

1.1 V 0.05 V

DCDC

1.8 V 0.09 V

DCDC

3.3 V 0.16 V

DCDC

5.25 V 0.26 V
DCDC

Refer to Figure 7-5 and Figure 7-6 for details

Regulator

Regulator

USB

DDR2 2

Regulator
2.5 V
0.12 V

1.25 V 0.06 V

Dig Demod

MT5363

NVM

5.25 V 0.25 V

The power supply system consists of stand-by, switched and


regulated voltages. The stand-by voltage, +3V3STBY, will be
available once AC supply is provided to the system. As for the
other voltages, namely switched and regulated voltages, these
are available once the STANDBY signal is pulled low to allow
other supplies from the IPB to turn on. The switched supplies
are generated from the main +12VS supply, while the regulated
supplies are derived from the switched supplies. There are a
number of detection circuits to detect the following supplies:
+12VS, +12Vdisp and +3V3_SW. The +12VS is the main
supply voltage from the IPB that enables the switched voltages
to be generated. The +12Vdisp is the supply to the display
timing controller, while the +3V3_SW is powering the
microprocessor and its flash memory.

Tuner

EEPROM

Flash
+3.3 VSTBY

19130_012_110426.eps
110426

Figure 7-5 Power distribution overview

The mains power supply unit distribute the following voltages to


the TV system: +3V3STBY, 12VS, +24Vaudio, and +24Vpanel
for panel with inverter (or) high voltage (HV) for inverterless
panel. Requirement of the High Voltage depend on the
specification of the LCD panel.

18980_203_100402.eps
100402

Figure 7-6 Power timing overview

2011-Apr-29

Circuit Descriptions

L11M1.1L LA

7.3

Video

7.3.1

Video: Front-End

Key components for the tuner section are:


Sharp Half NIM tuner VA1E1BF2403,

Refer to Figure 7-7 for details.

7.

EN 23

Toshiba channel decoder TC90517 (external ISDB-T


channel decoder).
Analog demodulator (using internal MT5363 analog
demodulator - pin AH35 VIP, AH37 VIN).

19130_013_110426.eps
110426

Figure 7-7 Front-end functional block diagram

2011-Apr-29

EN 24
7.4

7.

L11M1.1L LA

Circuit Descriptions

Audio

Table 7-2 Microprocessor control lines - 2 -

In this chassis, audio processing is done by the following key


components:
MT5363 micro-processor for input selection and audio
processing,
TPA3123D2 class-D power amplifier for 2 x 10 W
amplification.
The audio profile (optimal setting per screen size and styling) is
stored at Option 10 (bit 0 to bit 4). Profile 1 for 32-inch Dali and
profile 2 for 40-inch Dali.

A_STBY
to class D Class D outputs

From uP
SW_MUTE

LOW

MUTE

HIGH

Operating (unmute)

RESET_AUDIO LOW

HIGH

Operating (unmute)

HIGH

LOW

Class D shutdown (mute)

LOW

Operating (unmute)

MUTE
DC_PROT

HIGH

MUTE

LOW

DC detected -> set going to protection

HIGH

No DC -> normal operating

Table 7-1 Microprocessor control lines - 1 From uP

At class D Usage

SW_MUTE

SW_MUTE Will pull audio signals to LOW upon DC drops, help


to eliminate plop sound.

RESET_AUDIO A_STBY

Control SHUTDOWN pin of class D amplifier:


ON/OFF the amplifier

MUTE

MUTE

Corresponding to the MUTE button on Remote


Control, to mute/unmute speakers

DC_PROT

DC_PROT Detecting present of DC at speakers output and


feedback to uP. This will trigger TV into protection
mode. This is important to protect speakers

19130_014_110426.eps
110426

Figure 7-8 Audio signal flow

7.5

Inputs

7.5.1

Inputs: HDMI
In this chassis, the main Mediatek MT5363 SoC has an on-chip
HDMI multiplexer.
Refer to Figure 7-9 for the implementation.

2011-Apr-29

Circuit Descriptions

RX2
OPWR2_5V
HDMI_HPD2
HDMI_SCL2
HDMI_SDA2

L11M1.1L LA

7.

EN 25

TMDS
PWR5V
SIDE_HDMI_HPD1
SIDE_HDMI_SCL1
SIDE_HDMI_SDA1
ARC eHDMI+

HDMI_CEC

CEC

MT5363
GPIO_7
GPIO
7

RX1
OPWR1_5V
HDMI_HPD1
HDMI_SDA1
HDMI_SDA1

EDID_WC
EDID
WC

EDID

TMDS
PWR5V
HDMI_HPD2
HDMI_SDA2
HDMI_SCL2

ASPDIF_OUT
ARC_SW

EDID

Buffer & Selection


circuit
19130_015_110426.eps
110426

Figure 7-9 HDMI implementation


Signal description:
TMDS: Signals that contain audio and video information.
PWR5V: Signal to detect the presence of any HDMI source
connected to the TVs HDMI input port.
SIDE_HDMI_HPD1 and HDMI_HPD2: Signal to initiate
reading of the TV EDID data by the source device.
I2C: The EDID data reading and the HDCP authentication
process runs via I2C.
CEC: Signal direct connected between inputs and uP.
EDID_WC: Signal used to disable the write protect pin of
the EEPROM. When updating, the program will temporarily
pull this pin LOW before writing new data.
7.5.2

Inputs: USB
In this chassis, the main Mediatek MT5363 SoC has an on-chip
USB processor.
Refer to Figure 7-10 for the implementation.

18980_207_100402.eps
100402

Figure 7-10 USB implementation

2011-Apr-29

EN 26

8.

IC Data Sheets

L11M1.1L LA

8. IC Data Sheets
This section shows the internal block diagrams and pin layouts
of ICs that are drawn as "black boxes" in the electrical diagrams
(with the exception of "memory" and "logic" ICs).

8.1

Diagram B01, Type TPS54386 (IC7116 and 7117)

BLOCK DIAGRAM
Level
Shift

+
4

FB1

BOOT1

PVDD1

SW1

Current
Comparator

f(IDRAIN1) + DC(ofst)
GND

2
BP

CLK1

R
R

f(IDRAIN1)
Overcurrent Comp

0.8 VREF

RCOMP
Soft Start
1

SD1

f(ISLOPE1)

BP

f(IMAX1)
CLK1

CCOMP

Anti-Cross
Conduction

VDD2

Weak
Pull-Down
MOSFET

f(ISLOPE1)
Ramp
Gen 1
TSD

6 A
EN1

EN2

1.2 MHz
Oscilator

6 A

CLK1

Divide
by 2/4

f(ISLOPE2)
Ramp
Gen 2

SD1
Internal
Control

SD2

CLK2

UVLO
150 k
SEQ 10

BP

FB1

150 k

FB2
CLK2

Output
Undervoltage
Detect

13 BOOT2
BP

Level
Shift

14 PVDD2

f(IDRAIN2) + DC(ofst)

Current
Comparator
+

GND

4
+

FB2

R
R

FET
Switch

f(IDRAIN2)

Overcurrent Comp

0.8 VREF

RCOMP
Soft Start
2

SD2

f(ISLOPE2)

CLK2

CCOMP

5.25-V
Regulator

BP 11
150 k

12 SW2
BP

f(IMAX2)

Anti-Cross
Conduction

Weak
Pull-Down
MOSFET

PVDD2

BP
ILIM2

Level
Select

9
150 k

0.8 VREF
References
IMAX2 (Set to one of three limits)
UDG-07124

PIN CONNECTIONS
HTSSOP (PWP)
(Top View)
PVDD1

14 PVDD2

BOOT1

13 BOOT2

SW1

12 SW2
Thermal Pad
(bottom side)

GND

EN1

11 BP
10 SEQ

EN2

9 ILIM2

FB1

8 FB2

18980_300_100402.eps
100402

Figure 8-1 Internal block diagram and pin configuration


2011-Apr-29

IC Data Sheets
8.2

L11M1.1L LA

8.

EN 27

Diagram B01A DC-DC, Type LD1117D (IC7119)

Block diagram

LD1117DT

Pinning information

DPAK

F_15710_166.eps
100402

Figure 8-2 Internal block diagram and pin configuration

2011-Apr-29

EN 28
8.3

8.

IC Data Sheets

L11M1.1L LA

Diagram B03 Class-D & muting, Type TPA3123 (IC7400)

Block diagram

1 F

0.22 F
LIN

BSR

RIN

ROUT

1 F

PGNDR
PGNDL

1 F
BYPASS
AGND

22 H

470 F

0.68 F
0.68 F

LOUT
22 H

BSL

470 F

0.22 F

PVCCL

AVCC

PVCCR

VCLAMP
Shutdown
Control

SD

1 F

MUTE

GAIN0
GAIN1

Control

Pinning information
PVCCL
SD
PVCCL
MUTE
LIN
RIN
BYPASS
AGND
AGND
PVCCR
VCLAMP
PVCCR

1
2
3
4
5
6
7
8
9
10
11
12

24
23
22
21
20
19
18
17
16
15
14
13

PGNDL
PGNDL
LOUT
BSL
AVCC
AVCC
GAIN0
GAIN1
BSR
ROUT
PGNDR
PGNDR

TERMINAL
24-PIN
(PWP)

I/O/P

DESCRIPTION

SD

Shutdown signal for IC (low = disabled, high = operational). TTL logic levels with compliance to
AVCC

RIN

Audio input for right channel

LIN

Audio input for left channel

GAIN0

18

Gain select least-significant bit. TTL logic levels with compliance to AVCC

GAIN1

17

Gain select most-significant bit. TTL logic levels with compliance to AVCC

MUTE

Mute signal for quick disable/enable of outputs (high = outputs switch at 50% duty cycle, low =
outputs enabled). TTL logic levels with compliance to AVCC

BSL

21

I/O

PVCCL

1, 3

Power supply for left-channel H-bridge, not internally connected to PVCCR or AVCC

LOUT

22

Class-D 1/2-H-bridge positive output for left channel


Power ground for left-channel H-bridge

NAME

PGNDL

Bootstrap I/O for left channel

23, 24

VCLAMP

11

BSR

16

I/O

Bootstrap I/O for right channel

ROUT

Internally generated voltage supply for bootstrap capacitors

15

Class-D 1/2-H-bridge negative output for right channel

PGNDR

13, 14

Power ground for right-channel H-bridge.

PVCCR

10, 12

Power supply for right-channel H-bridge, not connected to PVCCL or AVCC

AGND

Analog ground for digital/analog cells in core

AGND

Analog ground for analog cells in core

BYPASS

Reference for preamplifier inputs. Nominally equal to AVCC/8. Also controls start-up time via
external capacitor sizing.

19, 20

High-voltage analog power supply. Not internally connected to PVCCR or PVCCL

Die pad

Connect to ground. Thermal pad should be soldered down on all applications to properly
secure device to printed wiring board.

AVCC
Thermal pad

18440_302_090303.eps
090318

Figure 8-3 Internal block diagram and pin configuration

2011-Apr-29

IC Data Sheets
8.4

L11M1.1L LA

8.

EN 29

Diagram B04 MT5363 Power, Type MT5363 (IC7700)

Block diagram
CVBS/
YC Input

DVB-T

ARM

ATD

VADCx4
TV
Decoder

HDMI In
I/F

Audio
Demod

Audio
ADC

Audio In

VDO-In

TS
Demux

Audio
Input

HDMI
Rx

BIM
2-D Graphic

MDDi

LVDS

CVBS
VDAC
TVE

DDR
DRAM
Controller

Mix andPost
Processing

JPEG,MPEG
H.264

PreProc

Panel

IO Bus

OSD
scaler

Vplane
scaler/PIP

Standby uP CKGEN

Audio DSP
Audio I/F

JTAG

IrDA

SIF

USB2.0

Audio DAC

BScan

PVR

RTC UART

Watchdog

Serial Flash

MS,SD

PWM

Servo ADC

NAND Flash

SPDIF, I2S
18850_300_100107.eps
100222

Figure 8-4 Internal block diagram

2011-Apr-29

EN 30

8.

IC Data Sheets

L11M1.1L LA

Pinning information
LT 1

VCC2IO

RBA2

RA8

RDQS3

AA

AB

RDQ16

AC

AD

AE

AF

AG

AH

GPIO44

AJ

AK

JTRST_

AL

AM

VCCK

AN

AP

OSDA0

AR

AT

AU

AV 1

PDD0
POCE0_

POOE_
2

DVSS

DVSS

DVSS

DVSS

VCCK

VCCK

VCCK

VCCK

VCCK

PWR5V_1

HDMI_HPD
1

VCCIO33-1

VCCK

AVSS12_U
SB

VCCK

AVDD33_H
DMI

AVDD33_U
SB
USB_VRT
AVDD12_H

SB

DMI

PDD3

USB_DM
AVSS33_U

RX2_0B

SB

RX1_2

RX1_1

RX1_C

10

11

12

13

RX1_0B

RX2_2B

RX2_1B

RX2_CB

USB_DP
9

1
RX1_0

AVSS33_U

SB
PDD7

RX2_1

OPCTRL1
HDMI_SDA

HDMI_HPD
2
RX2_2

RX2_0

RX2_C

HDMI_SCL
1

PWR5V_2

HDMI_CEC

DMI

AVSS33_U

PDD6

PDD5

HDMI_SDA
2

AVSS33_H

PDD4

PARB_

HDMI_SCL

AVDD12_U
SB

VCCK

PDD2

DVSS

DVSS

VCCK

PDD1

DVSS

VCCK

POCE1_

PACLE

DVSS

DVSS

DVSS

VCCIO33-1

DVSS

DVSS

VCCK

DVSS

DVSS

DVSS

VCCK

DVSS

DVSS

DVSS

DVSS

VCCK

DVSS

DVSS

VCCK

VCCK

POWE_

AVSS12_V
PLL
DVSS

VCCK
DVSS

DVSS

VCCK

PAALE

AVSS12_L
VDS

DVSS

VCCK

VCCK

VCCK

AVDD12_L
VDS

DVSS

GPIO40

VCCK

OSCL0

AECKP

DVSS

VCCK

GPIO42

VCCK

VCCK

AE1P

AVDD12_V
PLL

EMPLL

VCC2IO

JTDO

VCCK

AECKN

AE2P

VCC2IO

VCCK

GPIO39

JTMS

VCCK

AE1N

AVSS33_L
VDS

DVSS

GPIO37

JTCK

AE2N

AE0P

DVSS

VCC2IO

GPIO41

JTDI

AO3P

AVSS12_M

RDQ31

VCC2IO

GPIO43

AOCKP

AE0N

VDS

AVDD12_M
EMPLL

REXTDN

VCC2IO

GPIO38

RVREF

RDQ26

VCC2IO

VCC2IO

VCC2IO

AO3N

AO2P

AVDD33_L

19

TP_VPLL

RDQ27

RDQ24

RCLK1_

AO2N

AVDD33_L
VDS
VCC2IO

DVSS

RDQ18

RDQ21
RCLK1

VCC2IO

RDQM3

RDQ29

RDQ23

18

AOCKN

AO1P

RDQ4

RDQ1

RDQ25

RDQ28

DVSS

RDQS3_

AO0P

VCC2IO

DVSS

RDQS2_

VCC2IO

RDQ3

RVREF

RDQ30

RDQS2

AO0N

VCC2IO

RDQ6

17

RA6

RODT

RDQ17

RDQ22
RDQM2

VCC2IO

VCC2IO

DVSS

16

MEMTP

RRAS_

RDQ20

15

DVSS

VCC2IO

VCC2IO
RDQ19

14

AO1N

DVSS

RA4

RCS_

DVSS

DVSS

13

VCC2IO

RDQ9

RDQM0

DVSS

12

RDQ12

RDQM1

VCC2IO

MEMTN

RA0

RA11

11

RDQ11

DVSS

RDQ7

RA1

RA2

10

RDQ14

DVSS

VCC2IO

DVSS

RCAS_

RDQS0

RDQ0

VCC2IO

RWE_

RA13

RDQS1

RDQ2

DVSS

RBA1

RDQS0_

RDQS1_

RA3

RBA0

RCKE

RA7

RA10

RDQ5

VCC2IO

RA12

RDQ15

RDQ8

VCC2IO

RA5

RDQ13

VCC2IO

RDQ10

RCLK0

RA9

RCLK0_

14

RX1_1B

RX1_CB
15

16

RX1_2B

17

18

19

18850_301_100107.eps
100222

Figure 8-5 Internal block diagram

2011-Apr-29

IC Data Sheets

L11M1.1L LA

8.

EN 31

Pinning information
20

21

AO4N

22

23

24

25

GPI O35

31

32

37

RT

ETRXD0

ETRXDV

ETCRS

ETMDIO

ETRXER

ETMDC

ETTXER

CI_MCLKO

ETPHYCLK

GPIO8

36

ETRXD1

ETRXD3

ETTXD2

GPIO6

35

ETRXD2

ETTXCLK

ETTXEN

GPIO12

34

ETRXCLK

ETTXD1

GPIO4

GPIO10

33

ETTXD0

ETTXD3

GPIO11

GPIO16

GPIO24

GPIO33

AE4N

30
GPI O3

GPIO20

GPIO30

DVSS

AE3N

29

GPIO9

GPIO18

GPIO27

GPIO34

DVSS

28

GPIO17

GPIO22

GPIO28

GPIO36

AO4P

27

GPI O21

GPIO26

GPIO32

DVSS

26

E
CI_MOSTR

CI_MCLKI

AOSDATA3

ALIN

FSRC_WR

IF_AGC

RF_AGC

VCCK

DVSS

DVSS
DVSS

DVSS

AVSS33_A
DAC1

DVSS

DVSS

DVSS

AVDD33_A
DAC1

VCCK

DVSS

DVSS

OSDA1

DVSS

DVSS

DVSS

U1RX

R
VCXO

AR3

AR2

VCCIO33

AOSDATA2

U1TX

AL3

AL2

AR1

VCCIO33
AVDD33_R

VCCK

OSCL1

AL1

TUNER_CL

AOSDATA1

OPWM2

AOLRCK

AOMCLK
TUNER_DA

OSDA2

OSCL2

AOSDATA0

TA
DVSS

DVSS

DVSS

GPIO1

GPIO0

AOBCK

AOSDATA4

VCCK

VCCK

DVSS

OPWM1

OPWM0

ASPDIF

G
CI_MDO0

CI_MDI0

T
GPIO2

VCCIO33

GPIO13

GPIO23

GPIO31

CI_MOVAL

CI_MIVAL
CI_MISTR

VCCIO33

GPIO7

GPIO15

GPIO25

VCCIO33

AE4P

ETCOL

GPIO5

GPIO14

GPIO19

GPIO29

DVSS

AE3P

VCCIO33

VCCIO33

EF_AADC
DVSS

DVSS

AVSS33_R
EF_AADC

VCCK

AVDD33_A
ADC
VMID_AAD

DVSS

DVSS
DVSS

VCCK
DVSS

DVSS

DVSS

C
VCCK

AVSS33_A
ADC
AIN4_L_AA
DC

DC
AIN2_R_A

DC

ADC

ADC

AIN1_R_A

DVSS

AIN0_R_A

VCCK

VCCK

DVSS

LL

AVDD33_

AVDD12_S
YSPLL
AVDD12_A

LL

DCPLL

EMOD1
ADCINN_D

AVDD33_D

F
AVSS33_V

IF

HSYNC

OPCTRL3

FS_VDAC

ADIN3_SR

V
AF

DAC

GB
SOY1

PR1P

TAL

AVSS33_V
DAC

AL
ADIN4_SR
V

V
MPXN

TUNER_BY

CVBS2P

CVBS0N

SY1

VBS

AM
AN

PASS
AVSS33_C

AK

MPXP

SY0

AJ

ADIN5_SR

VBS
VDAC_OUT
1

PB0P
Y0P

COM1

COM

AVDD33_C

AH

AVSS33_X

TAL_STB

V
ADIN0_SR

BYPASS0
AVDD33_V

AVSS12_R

GA_STB
SOG

U0TX

AVDD33_X

GB
AVDD33_V

EMOD

ADIN2_SR

AVDD12_R

DO
OIRI

OPCTRL2

IG
AVDD33_S

GA_STB

ADIN1_SR

AG

XTALI

XTALO

IG

AF

ADCINP_D

EMOD

AVSS33_D

AVSS33_SI

AL0
AVSS33_D

DEMOD1

AVSS12_P

AE

AR0

AVICM

ADAC0
AVDD12_A
PLL

AVDD10_L

AD

DC

DAC0

AVSS12_P

ORESET_

AC

DC

AVDD33_

VDPLL

OPCTRL0

AB
ADC

AVSS33_A

AVDD12_T

OPWRSB

AIN3_R_A

AIN2_L_AA

DC

AA

AIN3_L_AA

ADC
AIN0_L_AA

DVSS

ADC
DC

AIN4_R_A

DVSS

AIN6_R_A
AIN6_L_AA

AIN1_L_AA

ADC
DVSS

AIN5_R_A
ADC
AIN5_L_AA

AP
AR

VDAC_OUT
U0RX

20

21

22

Y1P

GP

VSYNC

OPCTRL4

23

PB1P

RP

BP

24

25

26

COM0

SOY0
27

28

SC0

30

31

32

33

34

CVBS0P
CVBS1P

SC1

PR0P
29

CVBS3P

35

36

AT
AU

37

RB

18850_302_100107.eps
100222

Figure 8-6 Internal block diagram

2011-Apr-29

EN 32
8.5

8.

L11M1.1L LA

IC Data Sheets

Diagram B06B Analog I/O - Audio, Type LM833 (IC7B01)

Pinning information

Output 1

VCC

Output 2

Inputs 1
3

6
2

VEE

Inputs 2
5

(Top View)
18520_306_090325.eps
100402

Figure 8-7 Pin configuration

2011-Apr-29

IC Data Sheets

8.

EN 33

Diagram T01C TCON DC/DC, Type ISL97653 (IC7J00)

Block diagram

VREF PROT

RSET HVS

CM1
GM AMPLIFIER
FBB

HVS
LOGIC

SAWTOOTH
GENERATOR
SLOPE
COMPENSATION

+
VREF

LX1
LX2

BUFFER

CONTROL
LOGIC

UVLO COMPARATOR
+

RSENSE
PGND1
PGND2

CURRENT
AMPLIFIER

0.75 VREF
680kHz
OSCILLATOR

FREQ
VL
PVIN1,2

CURRENT LIMIT
COMPARATOR

REGULATOR
REFERENCE BIAS
AND

CDEL

CURRENT LIMIT
THRESHOLD

SEQUENCE CONTROLLER

EN

VL
PVIN1,2

CB
SUPN
LXL1
LXL2

NOUT

CONTROL
LOGIC

FBN

CURRENT
LIMIT
COMPARATOR

BUFFER
CURRENT AMPLIFIER

GM AMPLIFIER

VREF
SLOPE
COMPENSATION

CURRENT LIMIT
THRESHOLD

UVLO COMPARATOR

CM2
FBL

0.2V

SAWTOOTH
GENERATOR

+
0.4V
0.75 VREF

LDO
CONTROL
LOGIC2

TEMP
SENSOR

SUPP

FBP

LDO-CTL
LDO-FB

TEMP

VREF
POUT
SUPP

DRN

36

TEMP

37

PGND1

38

PGND2

39

COM

LX2

40

CTL

LX1

PROT

C2-

AGND

Pinning information

C2+

PVIN1

POUT

LDO-FB

C1+

LDO-CTL

35

34

33

32

31

PVIN2

30 COMP

CB

29 FBB

LXL1

28 RSET

LXL2

27 HVS

PGND3

PGND4

CM2

24 CTL

FBL

23 DRN

VL

22 COM

VREF

10

21 POUT

ISL97653A
40 LD 6X6 QFN
TOP VIEW

12

13

14

15

16

17

18

19

20

PGND5

C1P

C1N

C2P

C2N

SUPP

FBP

25 CDEL

SUPN

11

26 EN

NOUT

C1-

FBN

8.6

L11M1.1L LA

18770_307_100217.eps
100217

Figure 8-8 Internal block diagram and pin configuration

2011-Apr-29

EN 34

8.

L11M1.1L LA

IC Data Sheets

Personal Notes:

10000_012_090121.eps
090121

2011-Apr-29

Block Diagrams

L11M1.1L LA

9.

EN 35

9. Block Diagrams
Wiring Diagram 32" (Thriller)
WIRING DIAGRAM 32" THRILLER

Board Level Repair


Component Level Repair
Only For Authorized Workshop
LCD DISPLAY
(1004)

TO DISPLAY

14P

8319

1M99

TO BACKLIGHT

8G51

MAIN POWER SUPPLY


32 PSLC-P002A

LOUDSPEAKER
(5213)
9P

1M99

(1005)
1G51

USB

9P
11P

SSB
3139 123 6505.x
(1150)

TUNER

1M99
1M95

8M20

HDMI

J1

2P3
N

1308

8308

J1
8P

VGA

INLET

IR/LED BOARD
(1112)

2011-Apr-29

8191

J2
3P

HDMI

MAINS CORD

3P

4P

KEYBOARD CONTROL
(1114)

8M95

8P

8M99

1M20 1735

11P

1M95

51P

1M95 (B01)

1M99 (B01)

1M20 (B04c)

1735 (B03)

1G51 (B04D)

1. +3V3STDBY
2. STANDBY
3. GND
4. GND
5. GND
6. +12VS
7. +12VS
8. +12VS
9. +24VAUDIO
10. GND-AUDIO
11. ...

1.
2.
3.
4.
5.
6.
7.
8.
9.

1.
2.
3.
4.
5.
6.
7.
8.

1.
2.
3.
4.

1. +VDISP-INT
2. +VDISP-INT
3. +VDISP-INT
4. +VDISP-INT
|
51. GND

+12VDISP
+12VDISP
GND
GND
LAMP-ON
BACKLIGHT-PWM
BACKLIGHT-BOOST
INV_STATUS
POWER-OK

LIGHT-SENSOR
GND
RC
LED-2
+3V3STBY
LED-1
KEYBOARD
+5V_SW

LEFT_SPEAKER
GND-AUDIO
GND-AUDIO
RIGHT_SPEAKER

19130_044_110428.eps
110429

Block Diagrams

L11M1.1L LA

9.

EN 36

Wiring Diagram 40" (Thriller)


WIRING DIAGRAM 40" THRILLER

TO DISPLAY

Board Level Repair

TO DISPLAY

LCD DISPLAY
(1004)

8KA1
8KA2

TO BACKLIGHT

TO BACKLIGHT

Component Level Repair


Only For Authorized Workshop

8316

8319

1KA2

1KA1

80P

80P

TCON
(1157)
1N01

1319

1316

1P3

1P3

LOUDSPEAKER
(5213)

51P

9P

MAIN POWER SUPPLY


IPB 40 PLHE-P986A

1M99

8G51

HIGH VOLTAGE

(1005)
1G51

9P

1M95

11P

TUNER

1M99

8M95

3139 123 6505.x


(1150)

J1
8P

INLET

MAINS CORD

J2

HDMI

HDMI

PHONE

8M20
8308

3P

HDMI

VGA

IR/LED BOARD
(1112)

8191

1308

SPDIF

USB

8P

4P

8M99

1M20 1735

KEYBOARD CONTROL
(1114)

2P3
N

J1

3P

1M95

11P

51P

SSB

1M95 (B01)

1M99 (B01)

1M20 (B04c)

1. +3V3STDBY
2. STANDBY
3. GND
4. GND
5. GND
6. +12VS
7. +12VS
8. +12VS
9. +24VAUDIO
10. GND-AUDIO
11. ...

1.
2.
3.
4.
5.
6.
7.
8.
9.

1.
2.
3.
4.
5.
6.
7.
8.

+12VDISP
+12VDISP
GND
GND
LAMP-ON
BACKLIGHT-PWM
BACKLIGHT-BOOST
INV_STATUS
POWER-OK

LIGHT-SENSOR
GND
RC
LED-2
+3V3STBY
LED-1
KEYBOARD
+5V_SW

1735 (B03)
1G51 (B04D)
1. +VDISP-INT
2. +VDISP-INT
3. +VDISP-INT
4. +VDISP-INT
|
51. GND

1.
2.
3.
4.

LEFT_SPEAKER
GND-AUDIO
GND-AUDIO
RIGHT_SPEAKER

1KA1 (T01F)
1. GND
|
11. VLS_15V6
12. VLS_15V6
|
33. VCC_3V3
34. VCC_3V3
|
78. VGH_35V
79. VGL_-6V
80. GND

1KA2 (T01F)
1. GND
|
11. VLS_15V6
12. VLS_15V6
|
33. VCC_3V3
34. VCC_3V3
|
78. VGH_35V
79. VGL_-6V
80. GND

1N01 (T01A)
1. GND
|
47. +VDISP-INT
48. +VDISP-INT
49. +VDISP-INT
50. +VDISP-INT
|
51. GND

19130_043_110428.eps
110429

2011-Apr-29

Block Diagrams

L11M1.1L LA

9.

EN 37

Block Diagram Video


VIDEO
B02A TUNER

B02A DIGITAL DEMOD

+5VTUN_DIGITAL

+B

B04C

RESET_DEMOD

42

TUNER
IF_OUT+
IF_OUTSCL

RF_AGC

G34

30

6
(I2C)

T01A LVDS
DISLAY

B04C MAC-CI
58 TSO_VALID
DIGITAL
DEMODULATOR
59 TSO_SYNC

H33

TSO_CLK

F35

60 TSO_DATA0
AGCCNTI 9

H35

IF_AGC

M31

61
DIF_P

B04D LVDS DISPLAY

7700
MT5363BIMG

10
11

7
SDA
9
IF_AGC

B04 MT5363:

7302
TC90517FG

5208

1201
VA1E1BF2403

CI_MIVAL

1KA1
60

B05 HDMI-LVDS

T01B TCON CONTROL T01E MPD

T01F MINI LVDS

7H01
VPP1501BFG
1KA1
81

B08A
INTERFACE

1N01
1

VGL_-6V
VGH_35V

7L00
ISL24016IRTZ

CI_MISTRT
CI_MCLKI
PX1

AO

PX1

RXO

CI_MDIO

ASIC_CS

LEVEL
SHIFTER

CS(1-12)

61
VH
50

B04C CONTROL

7218

B04C

RF_AGC

M33

AE

AGC_RF

PX2

PX2
4

48

34

RXE

49

50
60

VCC_3V3

33
12

VLS_15V6

11
10

+VDISP-INT
VL

T01D P GAMMA &

B06B AUDIO-VIDEO

B06B ANALOG I/O

13

47

+VDISP-INT

B06C ANALOG I/O - VIDEO

TO DISPLAY

LLV(0-7)

AGC_IF

7217
RF_AGC_SW

RF_AGC_SW

79
78
72

VCOM & NVM

2
1

AUDIO
3B08

SOY0-AV1

Y0N

AT29

1C01
12

Y
CVI-1

PB

SC1_G

5C05

SC1_B

5C04

SC1_CVBS_OUT

5C03

SY0P

3B07

3C23 SPB0P

3B09

3C21 SPR0P

3B11

3C24

Y0P

AR28

PB0P

AP29

PR0P

AU30

7
PR

AK22

1C02
12

Y
CVI-2

PB

3C25

SY1P_SC2

5C02

PB1P_SC2

5C01

3C22

5C00

3C20

PR1P_SC2

2C06

7
PR

SOY1-AV2

3B00

SY1P

3B01

SPB1P

3B03

SPR1P

3B05

SY1N

3B02

AP25
AU26
AT27
AP27
AR26

SOY0
Y0P

7K00
ISL24837IRZ

MT5363

REF
VOLTAGE
GEN

1KA2
81
VL/VH

VGL_-6V
VGH_35V

79
78
72

PB0P
VH

PR0P

61
50
TO DISPLAY

RLV(0-7)

PBR0N

13
34

SOY1
VCC_3V3

33
12

VLS_15V6

11
10

Y1P
PB1P
VL

PR1P

2
1

Y1N

1C03

10

AR36

CVBS_0N

USB_DM
USB_DP

USB_DM
USB_DP

AR10
AU10

2
3

4
1E01
1

VGA_R

VGA_Rp

RP

VGA_G

VGA_Gp

GP

3
13
14

VGA_B

VGA_Bp

H-SYNC

HSYNC

V-SYNC

VSYNC

VGA
CONNECTOR

2E03

BP

2E08

6
11

1D01
1

CVBS_2P

2C07

GND_CVBS

15

B06D VGA

AP35

CVBS_AV3

3 2

CVBS

B05B USB

B04C CONTROL

AVIN

AT25 RP
AU24
GP
AT23
BP
AR22
HSYNC
AU22
VSYNC

SOG

AP23

GN

AR24

B05A HDMI & MUX

USB 2.0
CONNECTOR SIDE
SW UPLOAD
JPEG
MP3

B04C CONTROLLER
7708
H27U1G8F2BTR

PDD

SOG

NAND_PDD(0-7)

FLASH
1Gb

COM

B05 HDMI-LVDS

HDMI 2
CONNECTOR

M_RX2_2

M_RX2_2B
M_RX2_1

4
6
7

AP19
AT19
AR18

M_RX2_1B
M_RX2_0

AU18

9
10

M_RX2_0B

AT17

M_RX2_C

AR16

12

M_RX2_CB

AU16

M_RX1_2

M_RX1_2B
M_RX1_1

AP15
AT15
AR14

B04B DRAM

B04B DDR
RDQ(0-31)

RDQ

AP17 RX1

7600
H5PS5162FFR

SDRAM
512Mb

RDQ(16-31)

RDQ(0-15)

19
18

1
2

1902

7601
H5PS5162FFR

SDRAM
512Mb

19
18

HDMI 1 (SIDE)
CONNECTOR

4
6
7

M_RX1_1B
M_RX1_0

A1

AU14

RA

AP13 RX2

9
10

M_RX1_0B

AT13

M_RX1_C

AR12

12

M_RX1_CB

AU12

VDD

VDD

1
2

1901

A1

RA(0-13)
+1V8_SW

19130_020_110427.eps
110427

2011-Apr-29

Block Diagrams

L11M1.1L LA

9.

EN 38

Block Diagram Audio


AUDIO
B02A

TUNER

B02B

+5VTUN_DIG

5207

1201
VA1E1BF2403
8

+B

42

10

DIF_N

29

11

DIF_P

B04C

IF_OUT+
IF_OUT-

G34

TSO_CLK

F35

60 TSO_DATA0
AGCCNTI 9

H35

IF_AGC

M31

SCL
7
SDA
9
IF_AGC

(I2C)

B03

ANALOG I/O - AUDIO

61

7218

H33

B06B ALI_ADAC

CI_MISTRT

RF_AGC

M33

7400
TPA3123D2PWP

7B01

CI_MCLKI
CI_MDIO

AL_L
AR_R

V37

PREAMPL

AOUTL

u36

PREAMPR

AOUTR

RF_AGC_SW

AGC_IF
AGC_RF

7217
RF_AGC_SW

B04C

RESET_AUDIO

B04C

B06C

22

MUTE

A_STBY

STANDBY

SW_MUTE

1735
1
2

GND-AUDIO
15

RIGHT_SPEAKER

SPEAKER
LEFT

3
4

SPEAKER
RIGHT

7408

B06B ALI_DAC

ANALOG I/O - VIDEO

LEFT_SPEAKER

CLASS D
POWER
AMPLIFIER
B04C

B04C

CLASS-D & MUTING

CI_MIVAL

B04C CONTROL

RF_AGC

B04C MAC-CI

58 TSO_VALID
DIGITAL
DEMODULATOR
59 TSO_SYNC

30

B06B

MT5363:

7700
MT5363BHMG

7302
TC90517FG
RESET_DEMOD

TUNER

B04

DIGITAL DEMOD

B04C

DC_PROT

DC-DETECTION

1C01

CVI-1

AV IN
AUDIO
L/R

AIN0_L-AV1

AD33

AIN0_R-AV1

AC34

AIN1_L-AV2

AB31

AIN1_R-AV2

AC32

AIN_AADC_0_L

MT5363

AIN_AADC_0_R

1C02
AV IN
AUDIO
L/R

AIN_AADC_1_L

B05B

B04C CONTROL
AIN_AADC_1_R

USB
1D01
1
1

CVI-2

AVIN

SAV_L_IN

AA36

SAV_R_IN

Y37

AIN_AADC_6_L

USB_DM
USB_DP

AR10
AU10

USB 2.0
CONNECTOR SIDE
SW UPLOAD
JPEG
MP3

AIN_AADC_6_R

B04C
B06B

2
3

AV IN
AUDIO
L/R

USB_DM
USB_DP

3 2

1C03

CONTROLLER
7708
H27U1G8F2BTR

ANALOG I/O - AUDIO


1B01
2

DVI_AUL_IN

AC36

DVI_AUR_IN

AB37

1B02
SPDIF
OUT

SPDIF_OUT

7S09
74LVC00
2
3 &
1

ASPDIF_OUT

K33

B04B DRAM

ARC_SW

E28

RDQ(0-15)

M_RX1_2

M_RX1_2B
M_RX1_1
M_RX1_1B
M_RX1_0

AP15
AT15
AR14
AU14

M_RX1_0B

AT13

M_RX1_C

AR12

12

M_RX1_CB

AU12

A1

14

RA

1
2
19
18

SDRAM
512Mb

A1

RA(0-13)
+1V8_SW

1902

HDMI 2
CONNECTOR

SDRAM
512Mb

7601
H5PS5162FFR

AP13 RX1

9
10

M_RX2_2

M_RX2_2B
M_RX2_1

4
6
7

7600
H5PS5162FFR

VDD

19
18

HDMI 1 (SIDE)
CONNECTOR

B05 HDMI

DDR
RDQ(0-31)

RDQ

1901

4
6
7

B04B

GPIO_12
ASPDIF

HDMI & MUX

1
2

B05A

ASPDIF
B05 GPIO

8
5

FLASH
1Gb

NAND_PDD(0-7)

+3V3

4
eHDMI+

PDD

AIN_AADC_3_R

VDD

AIN_AADC_3_L

RDQ(16-31)

AV IN
AUDIO
L/R

M_RX2_1B
M_RX2_0

AP19
AT19
AR18
AU18
AP17 RX0

9
10

M_RX2_0B

AT17

M_RX2_C

AR16

12

M_RX2_CB

AU16
19130_038_110427.eps
110427

2011-Apr-29

Block Diagrams

L11M1.1L LA

9.

EN 39

Block Diagram Control & Clock Signals


CONTROL + CLOCK SIGNALS
B04

MT5363

B04B

7700
MT5363BIMG

T01B

DDR

7H01
VPP1501BFG

B04B DRAM

7H00
H5PS5162FFR

RDQ(0-15)

7600
H5PS5162FFR

SDRAM
512Mb

MT5363

RDQ(16-31)

RDQ(0-31)

RDQ

7601
H5PS5162FFR

RA

CLK
CLK
CLK

B08C
B02A

B23

RF_AGC_SW

B29

RCLK1

AD3

RCLK1#

B3

RCLK0

A2

RCLK0#

DC_PROT

AG6

USB_PWR_EN

G30

USB_OCP

E30

RESET_DEMOD

A30

B03
B06D
B06D
B02B
2701

B25

SDM
2700

A26

B04C

GPIO_32
GPIO_9
GPIO_42

GPIO_7
GPIO_35

GPIO_5

GPIO_43

GPIO_6

GPIO_41

GPIO_3

GPIO_12

J8

T01D
T01D

FLASH & EJTAG & DISPLAY INTERFACE

H29

EDID_WC

A22

LCD-PWR-ONn

AH3

LAMP-ON

AG4

L2

TCK#

L1
SLOPE

OSC_IN

RESET

T9

50Hz_60Hz

U9

OSC_OUT

T01C

MPD

7L00
SL24016IRTZ

RST

CS

RTC50_60

LEVEL
SHIFTER

ASIC_CS

CS(1-12)

T01F

P GAMMA & VCOM & NVM

B01A
B01A

ARC_SW

B06B

VH

T01F

VL

T01F

P
GAMMA

GPIO_26
7708
H27U1G8F2BTR

GPIO_21
B04C CONTROL

OUTCOM

FLASH
1Gb

NAND_PDD(0-7)

PDD

OUT12

XTALO

25

OUTCOM

26

INCOM

24

VCOM
BUFER

CS_L

VCOM

T01F

T01E

1701

XTAL1
U0_RX

AJ34

GSLOP

T16

T01E
B1

OUT12

1700
54M

T01F

B04C

PANEL

AJ36

RLV(0-7)

7K00
ISL24837IRZ

B06 B07E

POWER-OK

E28

T01D

T01F

TA(0-12)
TCK

1H00
27M

K8

LLV(0-7)

TDQ(0-15)

RA(0-13)
AD1

B04C GPIO
BYPASS_MODE

TCON
CONTROL

A1

CLK

CONTROLLER

SDRAM
512Mb

SDRAM
512Mb

J8 K8

B04C

TCON CONTROL

U0_TX

AT21

AP21

UART
SERVICE
CONNECTOR

1
7710
OPWRSB

1M20
3

RC

AN22

HDMI_CEC
+3V3STBY

OPCTRL_0
OPCTRL_4
LED-2

AM37

KEYBOARD

AM35

LIGHT-SENSOR

AL36

ADIN_SRV_4

OPCTRL_3

AN14

HDMI_CEC

AM21

POWER_DOWN

AU20

MUTE

AR20

SW_MUTE

B06D

ADIN_SRV_2
ADIN_SRV_5

B04C
B03
B03

USB

7D00
TPS2041BD
OUT

EN

USB_PWR_EN

B04C

USB_OCP

OC

B04C

ORESET

AL22

ORESET

USB_DM0
USB_DP0

AJ5

USB_DM0

AK5

USB_DP0

1D01
1
2
3

3 2

+3V3STBY
7701
BD45292G
5
VDD
4
VOUT

B05A

TO IR/LED PANEL
AND
KEYBOARD CONTROL

B01

OIRI

2
5

STANDBY

AL20

USB 2.0
CONNECTOR
SIDE

3
19130_045_110428.eps
110429

2011-Apr-29

Block Diagrams

L11M1.1L LA

9.

EN 40

Block Diagram I2C

IC
B06D

CONTROLLER

DC_5V

CONTROLLER

3E22

4818

SCL_VGA

4817

11

SYS_EEPROM_WE

B04C

7E00
M24C02

7801
PCA9540BDP

EEPROM

I2C
SWITCH

1G51

4816

SDA_VCOM

50

4814

SCL_VCOM

49

TO
TCON

EDID
SW

3746

+3V3STBY

3727

3749

3728

AP21

EDID_WC

ERR
15

MAIN NVM
SW

AT21

7E01

EEPROM
(NVM)

FLASH
1Gb

NAND

PDD

7702
M24C64

MT5363

U0_TX

4E02

SDA_VGA

3747

AH1

7708
H27U1G8F2BTR

U0_RX

15

VGA
CONNECTOR

3716

7703
GPIO_44

4E03

SCL-MAIN

AP3

3717

OSCL_0

OSDA_0

12

3E21

10
5

SDA-MAIN
6

AP1

15

1E01

CONTROL

3719

B04C

B04C

VGA

+3V3_SW

7700
MT5363BIMG

3718

3748

1701

UART
SERVICE
CONNECTOR

2
1

B2B

B02A

DIGITAL DEMOD

TUNER

T01A

TUNER_SCL

RDQ(0-31)
7600
H5PS5162FFR

RDQ

SDRAM
512Mb

45

7302
TC90517FG

7601
H5PS5162FFR

14

FE_SDA

12

FE_SCL

SDA-TCON

SCL-TCON

HDMI_SCL2

7K00
ISL24837IRZ
6

VOLTAGE
GENERATOR

MAIN
TUNER

AL12

T01B

3908

SIDE_HDMI_SDA1

ERR
16

HDMI_PLUGPWR2
3907

AL14

TCON CONTROL

VCC

1901
16
15

SIDE_HDMI_SCL1

HDMI 1 (SIDE)
CONNECTOR

1KQA

HDMI_SDA1
HDMI_SCL1

AM17

HDMI_SCL2

1902

U8

T8

HDMI 2
CONNECTOR

7H01
VPP1501BFG

7K04
M24C64

TCON
CONTROL

EEPROM

7901
M24C02

EEPROM

EEPROM

EDID
SW

EDID
SW

7
B08A

7900
M24C02

ROM_SDA

ROM_SCL

WP_TCON

RESET

16
15

3K56

3916

HDMI_SDA2

3915

HDMI_PLUGPWR2

AN18

13

3K54

HDMI_SDA2

HDMI & MUX

BYPASS_MODE

RES

RA(0-13)

B05A

B04C

1201
VA1E1BF2403
RA

1KQB

12

DIGITAL
DEMODULATOR

SDRAM
512Mb

3230

46

DDR

TO
SSB

3228

B4B

1N01
3351

B04B DRAM

VCC_3V3
3K41

N36

P GAMMA & VCOM & NVM

TUNER_SDA

3352

TUNER_CLK

T01D

3K40

TUNER_DATA

LVDS DISPLAY

3K53

3747

N34

3746

+3V3STBY

3K55

B04C

RES

DEBUG ONLY

2011-Apr-29

SW

Programmable via USB

SW

Programmable via ComPair

19130_011_110426.eps
110426

Block Diagrams

L11M1.1L LA

9.

EN 41

Supply Lines Overview


SUPPLY LINES OVERVIEW
B01
1M99
1

B05A

DC - DC

B02B

1M99
1

+12VDISP
B04d

BACKLIGHT-PWM

BACKLIGHT-BOOST

POWER-OK

+3V3STBY

STANDBY

B04A
CONTROL

B01
B01
B01

CLASS-D & MUTING

+3V3STBY

B03,B04a,c,d,
B05a

7122
RT8283AHGSP
5117 2
5121
Synchronous 3
Step-down
Converter

+3V3_SW

7120
IN OUT
COM

+5V_SW
+12VS

B04A

B05B

+24VAUDIO

PWR5V_1

USB

+5V_SW

B01

B06A

MTK POWER

+1V25_SW

+1V25_SW

+1V1_SW

+1V1_SW

5H02

VDD3V3LVRS

5H03

VDD3V3IO
VCC_1V8

5H00

VDD1V8

5H01

VDD1V8PLL

5H05

DDR2VDD

+5V_SW

ANOLOG I/O - HEADPHONE

+3V3_SW

B01

5H04
+3V3_SW

B06B
B01

+1V8_SW

ANALOG I/O - AUDIO

T01C

+3V3_SW

+3V3-ARC
SENCE_1V8
+3V3_SW

B02b,B04a

B01

+3V3_SW

B01

TCON DC/DC

+3V3_SW

B01

+1V25_SW

VGH_35V

B01

+3V3STBY

+1V8_SW
B02b,B04a,c,d,
B06a,B06b

VGH_35V
T01c

SENCE+1V1_MT5363
+3V3STBY

+12VS

+12VS

+VDISP-INT

+VDISP-INT

T01a
4J04

+5V5_TUN
6122

B02a

B04B

+5V_SW
B02a,B03.B04c,
B06d,B05a,b

B06D

DDR
B01

+1V8_SW

VGA
CONNECTOR

B02b

B04C
+1V8_SW
B04a,b

+5V_SW
1E01
3E13
9

6E05

DC_5V

CONTROLLER

+3V3_SW

+3V3_SW

+3V3STBY

+3V3STBY

T01f,d
3J10 3J26

VGL_-6V

6J02 4J02
LCD
21
SUPPLY
3,4 5J00
3J12
39

VGH_35V

10
5E03

VLS_15V6

T01b,f
VCC_3V3
VCC_1V8

B04a

+5V_SW

T01D

+5V_SW

B01

1M20
5

EN_1

+12VS

TO
IR/LED
PANEL

+12VS

B04D

N.C.

T01c

P GAMMA & VCOM & NVM

VCC_3V3

VCC_3V3

VLS_15V6

VLS_15V6

T01c

LVDS DISPLAY

7K00
ISL24837IRZ
32
VOLTAGE
GENERATOR

+VDISP

+12VDISP
B01
7800

+12VDISP
5800

B04a
SENSE_1V8

B04a

T01e
+VDISP

T01c
1G51
2
3
4

SENSE+1V1_MT5363

7802
LCD-PWR-ONn

VREF_15V2

+VDISP-INT 1

5801
5802

TO 1N01
T01A
TCON

T01E

MPD

VREF_15V2

+3V3STBY

+3V3STBY

+3V3_SW

+3V3_SW

B01

T01d

+VDISP

VREF_15V2
+VDISP

T01c

B01

B01

TUNER

+5V5_TUN

T01F

+5V5_TUN

7216
IN OUT
COM

B01

+5V_SW

+5VTUN_DIGITAL

T01c

VCC_3V3

VGL_-6V

VGL_-6V

VGH_35V

VGH_35V

VLS_15V6

VLS_15V6

B08c

+5V_SW

T01c
5222

MINI LVDS

VCC_3V3
5225

T01b,d,f
T01b

GND-AUDIO

B02A

T01f

B01

B01

+1V1_SW

+5V_SW

7J00
ISL97653

B01

SENSE_1V8

T01d,e
VLS_15V6_B
4J01

VGA

+1V8_SW

B01

+2V5_SW

+24VAUDIO

SENSE+1V0_MT5363

+VDISP
7J01 5J06

B03

11

VCC_3V3

T01c

1901
18

T01c

+12VS

+24VAUDIO

TCON CONTROL

VCC_3V3

+5V_SW

5706

11

T01B

PWR5V_2

B01

7124
RT8283AHGSP
5115 2
5123
Synchronous 3
Step-down
Converter
7125
RT8283AHGSP
5105 2
5106
Synchronous 3
Step-down
Converter
6102 3130

1902
18

T01c

48
49
50

VCC_1V8

B01

7120

10

HDMI_PLUGPWR2

+3V3STBY

B01

IN OUT
COM

6901

HDMI 1 SIDE
CONNECTOR

+12VS

7123
RT8283AHGSP
5120 2 Synchronous 3 5104
Step-down
Converter

10

HDMI_PLUGPWR1

TO 1G51
B04D
SSB

5H06

B03,B04c,B06b
7

+3V3_SW

6900

B01

+3V3_SW

B03

B04C
CONTROL
B06D
CONTROL

1M95
1

+1V25_SW

+VDISP-INT

47

+5V_SW

HDMI 2
CONNECTOR

B04C
CONTROL

INV_STATUS

1M99
1

+1V25_SW

+3V3STBY

+5V_SW

B01

B01

B01

MAIN
POWER
SUPPLY

+3V3STBY

B01
+2V5_SW

B04C
CONTROL

DIGITAL Demod

+2V5_SW

B01

LAMP-ON

LVDS DISPLAY

1N01

B01

T01A

HDMI & MUX

+5VS

T01c

19130_005_110426.eps
110426

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 42

10. Circuit Diagrams and PWB Layouts


10-1 B01 393912365052
DC-DC

DC-DC
12V/3V3 CONVERSION

100u 6.3V
RES

22u
2101

22u
2152

LAMP-ON
BACKLIGHT-PWM
BACKLIGHT-BOOST
INV_STATUS
POWER-OK

68R
68R
68R

10n

2198
100n

100n
2125

10n

2126

100p

100p

100p

2132

2133

2134

100p
2131

2135

100p

100p

2127

RES
4100

2128

3140

4K7 1%
2162
1K5 1%

3146

100K 5%
3107

I106

3126
3127
3128

3129

1M95

STANDBY

2u2

2146

1n0

RES
2180

1n0

10u

RES

68R
F113
F114
F115
F116
F117
F118
F119
F120
F121
F122
F123

1
2
3
4
5
6
7
8
9
10
11

2137

STBY
3V3
3V
0V
0V
0V
0V

10u
2199

ON
3V3
0V
12V
12V
12V
25V

2169

470R

470R

RES 3155

1M95
PIN
1
2
6
7
8
9

I140
470p

I119

+12VS

+24VAUDIO
GND-AUDIO

1n0

2145

100n

100n
2147

2148

100n

1n0

2149

100n
2144

2143

100n

2142

1n0

RES

2141

3105

1-2041145-1

5K1 1%

RES

2186

SS2_GND

10K

3122

SS2_GND

3153

SS36

10R

3136

3n3

2185
I107

RES

COMP
GND
GND HS

2177

+5V_SW

VIA

100n

10

F132

6122

10u

1n0

2136
5104

I138

470R
3154

100n

27K 1%

1R0

100u 6.3V
3115

FB

3125

SS

10u
2159

SW

100K 1%

BOOT

EN

2123

2164

VIN

+3V3STBY

+5V5_TUN

3150

22u

I120

SS2_GND

SS1_GND
SS1_GND

22u
2155

100K
22n

F105
F106
F107
F108
F109

F135

2161

10u

10u
2153

RES
2171

2168

10u

2157

STBY
0V
0V
0V
0V
0V

+12VDISP

SS1_GND

3101

EN_1

1M99
PIN ON
1 12V
5 3V
6 >1.5V
7 1.5V
9 3V

F102
F103
F104

1
2
3
4
5
6
7
8
9
2041145-9

7123
RT8283AHGSP

I123

33R

I136

I122

SS2_GND
SS2_GND

SS2_GND
GND-AUDIO
GND-AUDIO
GND-AUDIO

12V/1V8 CONVERSION
7124
RT8283AHGSP

5123

F125
+1V8_SW

5125

I143

F131
+1V25_SW

10n

2122

22u

22u

2193

33R
RES
2166

22u

15K

100n

SENSE_1V8

OUT
COM

2165

68K 1%
3118

3113

470p

IN

33R

3116

10n

+3V3_SW

I134

RES

I144

22u 6.3V
2197

RES 2105

10R

7119
LD1117DT
5124

I141

2192

I135

12K

3114

SS3_GND

3V3/1V2 CONVERSION

2139

3108

2112

RES

22u

RES

COMP
GND
GND HS

VIA

4n7

10

22u

2140

I131

100u 6.3V

100n

3u6

SS3_GND

EN_1

2187

1R0

RES 2104

FB

3151

22u
2183

SS

SS3_GND

SW

I127

2178

I132

EN

22u
2138

BOOT

15K 1%
2191

100K
22n
100n

10u

10u
2189

2172

2188

10u 16V

BZX384-C6V8

2190

VIN

EN_1

1K0

6102
I139

3130

3102

12K 1%

33R

3112

I104

5115

4K7

RES
SS3_GND

SS3_GND

SS3_GND

5V/2V5 CONVERSION
7120
LD1117DT25
I126

F136
+2V5_SW

33R
100n

100n

2108

5128

2111

OUT
COM

100n

IN

100u 6.3V

22u
2106

DGND DGND

DGND

3117
SENSE+1V1_MT5363

27K 1%

470p

ROUND 4.02mm SCREW HOLE


1X02
REF EMC HOLE

SS4_GND

DGND

10R

DGND DGND

47K
3109

RES

2113

I112

SS4_GND

I142

I113

RES

3111

4n7

COMP
GND
GND HS
4

SS4_GND

VIA

+1V1_SW

3u6
I111

10

F101

22u 6.3V

5106

I110

2107

100n

22u
2130

FB

1R0

22u
2129

SS

1
3

3106

SW

2124

12K 1%
2151

BOOT

EN

2167

22n

100K I109

VIN

3K6

2195

3145

10u

10u
2181

2175

2176

3103

3152

3148

33R

33R

470K 5%

I108

5105

+5V_SW

2109

7125
RT8283AHGSP

I125

47u 16V
2110

5127

12V/1V0 CONVERSION

10u 16V

3131

2102

10u 16V

+12VS

+12VS

10u

3135

SS1_GND

12V/5V CONVERSION

10R

4
SS1_GND

F133
+3V3_SW

3138

COMP
GND
GND HS

5121

100n
I117

470p

VIA

100n

2179

FB

1R0

RES

SS

10

SS1_GND

SW

I118

22n

BOOT

EN

2150

I137

VIN

RES

100K

3n3

2158

2160

10u

10u

2100

2163
RES

EN_1

1M99

2170

3149

12K

2
3100

5120

B01A

7122
RT8283AHGSP

I105

33R

10u 16V

2154

5117

B01A

1X03
REF EMC HOLE

1X05
REF EMC HOLE

ROUND 4.50mm SCREW HOLE

SLOT SCREW HOLE


1X01
REF EMC HOLE

1X04
EMC HOLE

SS4_GND SS4_GND

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_016_110426.eps
110426

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 43

10-2 B02 393912365052


Tuner

Tuner

B02A

B02A

7216
LD29150DT50R
1

+5V5_TUN

IN

OUT

F236

5225

I255

+5VTUN_DIGITAL

0R

AGND AGND

10K

3264

+5VS

I221
I220

3265

7217
BC847BW

1K0

3269

AGND

I222

1K0

AGND
I254

5222

F235

+5V_SW

+5VS
10u

FE_SDA

5226

27p
5227

2287

75R

220n

220n

10n

3261

47n

100p

2263

RES
2262

AGND

VIP_ATV

F246

IF_AGC

10K
DIF_P

AGND

DIF_N
DIF_P

3263

5229

5230

2289

75R

220n

220n
2290

10n

2291

AGND

5228

AGND

AGND
AGND

3262

10R

33p

15p

DIF_N

2285

180p

2286

AGND

AGND

3228

330n

15p

2226

+5VTUN_DIGITAL
+5VTUN_DIGITAL

2225

47u

30R
4u7
100n

FE_SCL

10R

2288

47n

22u

AGND
3230

AGND
RES 5207
5208
2258

AGND

AGND
AGND

RES
2296

A225

RES
2213

2293

7218
KTK5132E

AGND
100p

1n0

RES
2297

MT

13

14

TUNER

F201
F202
F203
F204
F205
F206
F207
F208
F209
A212
A213
A214

22u

1
2
3
4
5
6
7
8
9
10
11
12

ANT_PWR
NC1
RF_AGC
NC2
AS
SCL
SDA
+B
IF_AGC
IF_OUT+
IF_OUTIF_OUT_ANALOG

2295

2294

16

15

MT

10K
AGND

10n

RF_AGC
2284

F247

Near Tuner

180p

1201
VA1E1BF2403

3270

RF_AGC_EX

22u

AGND

2283

F213

100n

RES

2282

22u

2281

RES

10u

10n
2279

RES

2280

4209
RES
4210
RES

AGND

AGND

RES
3272-1
10R
1
8
RES
3272-2
10R
2
7
RES
3272-3
10R
3
6
RES
3272-4
10R
4
5
3271-1
10R
1
8
3271-2
10R
2
7
3271-3
10R
3
6
3271-4
10R
4
5

RF_AGC_SW

1u0

22u
2278

RES
F242

2277

COM

VIN_ATV

27p

Near MTK5363

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_017_110426.eps
110426

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 44

Digital demodulator

B02B

Digital demodulator

B02B

+2V5_SW

+1V25_SW
I301

I300

5307

5302

1u0

2310

100n

100n
2309

100n
2308

100n
2307

2306

10n

2322

100n

1u0
2321

30R
2320

30R

+3V3_SW
5306

AGND AGND

I302

AGND

I303

DGND DGND DGND DGND

5301

DGND

1u0

2305

100n

100n
2304

100n
2303

100n
2302

2301

100n

1u0
2323

30R
2318

30R

+1V25_SW
5304

I304

AGND AGND

I305

DGND DGND DGND DGND

5303

DGND

30R
1u0

2313

100n

100n
2312

2311

100n

1u0
2324

2314

30R

+2V5_SW
I306

DGND DGND

DGND DGND

5305

DGND

2336
2337

100n
100n

24
25

2338

100n

26

AGND
39
DGND
40

+3V3_SW

8
1
41

3337

10K

7
11

I317
I318

45
46

43
DR2VDD

13
35
49
64

34
48
DR1VDD

PLLVDD

DTCLK

STSFLG1

DTMB

AGCCNTI

S_INFO

AGCCNTR

0
TSMD
1

STSFLG0
SYRSTN

AGCI
SLADRS

CKI
SCL
SDA

0
1

SCL
TN
SDA

1u0

2316

100n

55

3353

33R

59

3357

33R

61

3358

33R

TSO_CLK

60

3359

33R

TSO_DATA0

3339

20K

IF_AGC

TSO_SYNC

52

38
9

I325

10
51
42
6
5

AGND

12
14

+3V3_SW

VSS
3350

DGND

RES
RESET_DEMOD

5309

DGND
3360

DGND

F306

AGND

33R
4306
4312

DGND

10K

AGND
DGND

16
36
56
63

22

20

SRDT

AD_VREF

23

100R
100R

I316

SRCK

DGND

54

39p

3351
3352

10K

39p
RES
2380

F300
F301

RES
2379

TUNER_SCL
TUNER_SDA

3349

SLOCK
P
AD_VREF
N

TSO_VALID

53

4307

DGND

4313

+3V3_SW

4308

4309

4310

4311

5310

5311

4314

AGND

F302
F303

33R

2K7

DGND

SBYTE

P
ADQ_AI
N

33R

10K
3336

AGND AGND

RSEORF

I320

3343

AGND

28
27

3354

AGND
58

2K7

AGND

100n
100n

RLOCK
P
ADI_AI
N

1n5

3335

2K7

2K7
3332

3331

2377
2378

RERR

2335

100n

DIF_N

PBVAL

21

2332

30
29

1K0

1K0
FIL

4K7

1u0
1u0

+3V3_SW
SML-310

4K7

2339
2340

DEB
3355

DGND

3344

100n

1n2
RES
2341

RES
5308

DGND

VDDS

DGND

DEB
6301

DEB
7301
BC847BW

4
15
33
37
44
47
50
57
62

DIF_P

0
XSEL
1

PLLVSS

3
2

X
O

AD_DVSS

18

VDDC

17

I308

AD_AVDD

19

AD_AVSS

I307

31

AGND

32

7302
TC90517FG
AGND

FOR DEVELOPMENT USE

DEB
3356
AD_DVDD

25.4M

18p

3
2334

4
2

18p

2333

1301

2317

30R
1

FE_SCL
FE_SDA

AGND

I338

33R

DGND

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_018_110426.eps
110426

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 45

10-3 B03 393912365052


Class-D & muting

Class-D & muting

B03

B03

GND-AUDIO

10n

2419

V_NOM

1402

1K0

1K0

8
1
3405-1

10n

10n
V_NOM

2421

2420

1K0

3453

1K0

3454

3451

22K

3452

22K

3405-2

220n

22K

22K

4
I416

5403

RIGHT_SPEAKER

35V 220u

2412

I414

RIGHT_SPEAKER

2415

I417

22u

2416

I418

LEFT_SPEAKER

35V 220u

22u

22K
8

22K

22K

3422-4
100K
2417

I434

3422-3
100K
3422-2

DC_PROT

100K
3422-1

3406-1

3
3406-3

3406-2

F410

220n

5
3406-4

220n
2418

GND_HS
25

R
13
14

8
9

L
23
24

AGND

4
VIA

2041145-4

2426

10u

7408
BC847BW

100K
GND-AUDIO

1u0

VIA

5402

2427

VIA

GND SND
RIGHT -

220n

GND-AUDIO

37
36
35
34

LEFT +
GND SND

VCLAMP
BYPASS
MUTE
SD

1u0

2433
VIA

26
27
28
29

220n

2402
21

BSL

I415
220n

GND-AUDIO

40
39
38

7400-2
TPA3123D2PWP

2411

22

PGND
F412

A_STBY

1403

R
OUT

0
GAIN
1

I413

15

11
7
4
2

F411

MUTE

18
17

2408 1u0 I405


2409 1u0 I406

GND-AUDIO

IN

16

BSR

I403

47n

CLASS-D
AUDIO AMP

F406

GND-AUDIO

1
2
3
4

R
PVCC

2407

22K

F402

220u 35V

2413
6

AOUTL

3405-4
AVCC

47n

1735
F404
F405

10
12

I401

1
3

2406

19
20

F401

AOUTR

7400-1
TPA3123D2PWP

GND-AUDIO

3405-3

GND-AUDIO

LEFT_SPEAKER

GND-AUDIO

2403

2400

2401

220u 35V

220n

2405

10u 35V
2404

I412

220n

I411

4R7

220n
2414

5401

220R

5400

F400

3400

+24VAUDIO

220R

+24VAUDIO

GND-AUDIO

GND-AUDIO

VIA
GND-AUDIO

+12VS

GND-AUDIO

RES

3433

47K

4n7

RES

3430

RES

47K

3420

4n7

RES

47K

RES
7413
2SD2653K

47K

3421

4n7

2425

RES

1K0

I437

3434

2431

RES

7406
2SD2653K

I441

100K

RES
3416

100K

RES
3414

I431

1K0

10K

100n

2423

I432

1K0

7407
2SD2653K

A_STBY

1u0

22K
2432

3K0

3427

10K

3439

I443

3437

3417

3438

F417

3428

7404
3
BC857BW

RES 3435

RES
7412
2SD2653K

1K0

AOUTL

+3V3STBY

I445

4n7

AOUTR

7405
BSS84

I436

HP_LOUT

+3V3STBY

F414

SW_MUTE

10K

3419

6401

RES
3415

HP_ROUT

1R0

RESET_AUDIO

47K

I429

47K

RES
3408

BAS316

7411
RES
BC857BW 3432

I442

6402
BAT54C

F413

2
3426

RESERVED

RES

RES

1K8
4 7402-2
BC857BS(COL)

I423

47K
1

I430

4K7

3410

4K7

3413

4401

I433
470u 16V

I425

2422

BAS316

RES
6400
I422

F409

3411

56K

3431

7403
BC847BW 3
2

RES
3409

RES

2430

1K0

7402-1
BC857BS(COL)

I435

F415

10K

F416

3412

2424

+5V_SW

I440

I424

F408

3418

GND-AUDIO
+12VS

1K0

30
31
32
33

DC-DETECTION

BAT54C
6403

7414
BC847BW

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_019_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 46

10-4 B04 393912365052


MT5363 Power

B04A

MT5363 Power

B04A

7700-8
MT5363BIMG

30R

5506

+3V3_SW

F503
5500

F502

100n

2522

2521

100n

100n

100n

2518

2519

2520

100n

100n

100n
2516

2517

2515

4u7

2514

2566

4u7

100n

2565

2567

100n

100n

2564

100n

100n

100n
2561

2563

100n
2560

2562

100n

100n
2559

100n

2558

100n

2553

F500

4u7

3500

1u0

5505 30R
10u
100n

I507

Y33
AE34
U30
AR32
AG36
AJ30
AN12
J18
Y29
AK29
AP9
AT9
AT11
AR30
AL24
AK37

100n
2506
100n

100n
2505
100n

100n

100n

2503

2504

2513

AADC
ADAC0
ADAC1
CVBS
DEMOD1
DIG
HDMI
LVDS
REF_AADC
SIF
USB_1
USB_2
USB_3
VDAC
VGA_STB
XTAL

4u7

SENSE+1V1_MT5363
F501

100n

100n
100n
100n

100n
100n
100n

100n
100n
100n

100n
100n
100n

100n
100n
100n

2537
2536
2535

2534
2533
2532

2531
2530
2529

2528
2527
2526

2525
2524
2523

100n
100n
100n
2543
2542
2541

100n

100n
100n
2545
2544

2540

100n
2549

2538

4u7

100u 6.3V

+1V1_SW

2550

2595
2596

2579

+3V3STBY

AADC
ADAC0
ADAC1
CVBS
DEMOD1
DIG
HDMI
LVDS_1
LVDS_2
REF_AADC
SIF
USB
VDAC
VGA_STB
XTAL_STB

2551

2599

100n

2570 100n

2593

1u0

1u0

2597

2592

I502

5504 30R

2569 100n

I506

Y31
AF33
T31
AN32
AG34
AK31
AM13
F15
H15
W30
AL30
AM11
AN30
AN24
AK35

2508

I505

30R
30R

2512

AVDD33 AVSS33
5502
5503

100n

100n
2502

P17
T13
AH29
AH31
AN26
AM9
P19

100n

100n
2580

LVDS
MEMPLL
PLL_1
PLL_2
RGB
USB
VPLL

2510

100n
2581

ADCPLL
APLL
HDMI
LVDS
MEMPLL
RGB
SYSPLL
TVDPLL
USB
VPLL

2509

100n
2582

AH33
AG30
AP11
N16
P13
AM25
AG32
AF29
AL10
N18

100n

100n
2584

AVDD12 AVSS12

100n

AVDD10_LDO

2501

POWER-MISC
AM23

4u7

SENSE_1V8

22u

100n

100n
2574

2598

2500

100n
2576

2575

I504

1R0
7700-7
MT5363BIMG

2507

100n
2577

4u7

2588

2573 100n

100n
2568

2571 1u0

+1V8_SW

+3V3STBY

H23
H31
J30
V31
W32
W34
W36
AF13
AF15

30R

5501

+3V3_SW

2552

30R

100n

+1V25_SW

B1
B13
C2
C12
D3
D13
E4
E12
E14
F5
F13
G6
G14
H7
J14
R2
R4
R6
AC6
AD5
AD7
AE2
AE4
AF1
AF3
R16
U14
V13
Y13
Y15
AA14
AD15
AD17
AD19
AE14
AE16
AE18
AG12
AH7
AJ6
AJ8
AK5
AK7
AL2
AL4
AL6
AL8
AM1
AM3
AM5
AM7
AN2
AN4
N22
N24
T25
V25
W24
Y25
AA24
AB25
AE20
AE22

POWER-MAIN
VCCIO33
DVSS

VCCIO33-1

DVSS

VCC2IO
DVSS

VCC2IO
DVSS

VCC2IO
DVSS

VCC2IO
DVSS

VCC2IO
DVSS

DVSS
VCCK

DVSS
VCCK

DVSS
VCCK

DVSS
VCCK

DVSS
VCCK

DVSS
VCCK

DVSS
VCCK

C8
D9
E8
F9
G8
G10
J4
J6
L4
L6
N14
P15
R14
R18
T15
T17
T19
U16
U18
V15
V17
V19
W4
W6
W14
W16
W18
Y3
Y17
Y19
AA16
AA18
AB13
AB15
AB17
AB19
AC14
AC16
AC18
AD13
AE8
AF9
B21
D21
E22
G22
N20
P21
P23
P25
R20
R22
R24
T21
T23
U20
U22
U24
V21
V23
W20
W22
Y21
Y23
AA20
AA22
AB21
AB23
AC20
AC22
AC24
AD21
AD23
AD25
AE24

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_021_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 47

DDR

DDR

B04B

B04B

+1V8_SW

J8
K8

RCLK0#

F7
E8

3613

B7
A8

22R 1%

LDQS

VREF

UDQS

100n

100n

100n

2605

2606

2607

47u 16V

100n

2603

2604

2608

100n

100n

2602

100n

100n

2600
A9
C1
C3
C7
C9
E9
G1
G3
G7
G9
UDM
LDM

VSS
RDQS(0)
RDQS(0)#
RDQS(1)
RDQS(1)#

J1

CK

RBA(2)

56R
3600-3

RA(13)

56R

G8
G2
H7
H3
H1
H9
F1
F9
C8
C2
D7
D3
D1
D9
B1
B9

RDQ(0)
RDQ(1)
RDQ(2)
RDQ(3)
RDQ(4)
RDQ(5)
RDQ(6)
RDQ(7)
RDQ(8)
RDQ(9)
RDQ(10)
RDQ(11)
RDQ(12)
RDQ(13)
RDQ(14)
RDQ(15)

B3
F3

RDQM(1)
RDQM(0)
F600

J2

3615

VSSQ

+1V8_SW

1K0 1%
100n

3612
22R 1%

DQ

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

3604-1

3616

RCLK0

0
1
2
3
4
5
6 A
7
8
9
10
11
12

A2
E2
L1
R3
R7
R8

1K0 1%
2609

M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2

VDDL

56R
56R
56R
56R
56R
56R
56R
56R
56R
56R
56R
56R
56R
56R

VSSDL

3600-2
3604-2
3602-4
3604-4
3602-2
3601-4
3602-3
3601-3
3600-4
3601-1
3604-3
3602-1
3601-2
3605-1

J7

56R
56R
56R
56R
56R
56R

K9
K2
K3
L8
K7
L7

RBA(0)
RBA(1)

3610-1
3610-2

56R
56R

L2
L3

RA(0)
RA(1)
RA(2)
RA(3)
RA(4)
RA(5)
RA(6)
RA(7)
RA(8)
RA(9)
RA(10)
RA(11)
RA(12)

3606-2
3609-3
3608-1
3609-1
3608-3
3607-1
3608-2
3607-2
3606-4
3607-4
3609-2
3608-4
3607-3
3611-4

56R
56R
56R
56R
56R
56R
56R
56R
56R
56R
56R
56R
56R
56R

M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2

RCLK1

3617
22R 1%

RCLK1#

3618

SDRAM
NC

0
1
2
3
4
5
6 A
7
8
9
10
11
12
CK

F7
E8

LDQS

DQ

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

UDM
LDM
VREF

UDQS
VSS

RDQS(2)
RDQS(2)#
RDQS(3)
RDQS(3)#

100n

100n

100n

2624

2625

2626

2627

47u 16V

100n

2623

2628

100n

100n

2622

100n

100n

VDDQ

0
BA
1

J8
K8

B7
A8

22R 1%

VDD
ODT
CKE
WE
CS
RAS
CAS

VSSQ

A2
E2
L1
R3
R7
R8

3609-4

RBA(2)

56R
3606-3

RA(13)

56R

G8
G2
H7
H3
H1
H9
F1
F9
C8
C2
D7
D3
D1
D9
B1
B9

RDQ(16)
RDQ(17)
RDQ(18)
RDQ(19)
RDQ(20)
RDQ(21)
RDQ(22)
RDQ(23)
RDQ(24)
RDQ(25)
RDQ(26)
RDQ(27)
RDQ(28)
RDQ(29)
RDQ(30)
RDQ(31)

B3
F3
J2

RDQM(3)
RDQM(2)
F601

3620

+1V8_SW

1K0 1%
100n

3611-3
3610-3
3610-4
3611-1
3611-2
3606-1

3621

RODT
RCKE
RWE#
RCS#
RRAS#
RCAS#

1K0 1%
2629

7601
H5PS5162FFR-G7C

2621

+1V8_SW

2620

RDQS3

RDQS(0)
RDQS(0)#
RDQS(1)
RDQS(1)#
RDQS(2)
RDQS(2)#
RDQS(3)
RDQS(3)#

RA(0)
RA(1)
RA(2)
RA(3)
RA(4)
RA(5)
RA(6)
RA(7)
RA(8)
RA(9)
RA(10)
RA(11)
RA(12)

0
BA
1

A7
B2
B8
D2
D8
E7
F2
F8
H2
H8

RDQS2

B9
A8
B7
C6
V3
W2
Y1
AA2

L2
L3

A9
C1
C3
C7
C9
E9
G1
G3
G7
G9

RDQS1

RDQM(0)
RDQM(1)
RDQM(2)
RDQM(3)

56R
56R

NC

J1

RDQS0

E10
C10
V1
U6

3603-4
3603-3

VDDQ

SDRAM

VDDL

0
1
2
3

RBA(0)
RBA(1)

VDD
ODT
CKE
WE
CS
RAS
CAS

VSSDL

RDQM

K9
K2
K3
L8
K7
L7

J7

REXTDN
RODT
RCS
RWE
RCAS
RRAS

56R
56R
56R
56R
56R
56R

A7
B2
B8
D2
D8
E7
F2
F8
H2
H8

AB5
N6
P3
K3
L2
P5

RCLK1
RCKE

3605-2
3603-2
3603-1
3605-4
3605-3
3600-1

A3
E3
J3
N1
P9

RODT
RCS#
RWE#
RCAS#
RRAS#

RCLK0

RODT
RCKE
RWE#
RCS#
RRAS#
RCAS#

A1
E1
J9
M9
R1

B3
A2
AD1
AD3
K1

0
1 RBA
2

7600
H5PS5162FFR-G7C

A3
E3
J3
N1
P9

RCLK0
RCLK0#
RCLK1
RCLK1#
RCKE

0
1
2
3
4
5
6
RA
7
8
9
10
11
12
13

3619

H3
J2
H1

1
RVREF
2

RDQ(0)
RDQ(1)
RDQ(2)
RDQ(3)
RDQ(4)
RDQ(5)
RDQ(6)
RDQ(7)
RDQ(8)
RDQ(9)
RDQ(10)
RDQ(11)
RDQ(12)
RDQ(13)
RDQ(14)
RDQ(15)
RDQ(16)
RDQ(17)
RDQ(18)
RDQ(19)
RDQ(20)
RDQ(21)
RDQ(22)
RDQ(23)
RDQ(24)
RDQ(25)
RDQ(26)
RDQ(27)
RDQ(28)
RDQ(29)
RDQ(30)
RDQ(31)

100R

RBA(0)
RBA(1)
RBA(2)

100R

N4
H5
M3
G4
M5
F1
M7
F3
P1
D1
G2
N2
E2
M1

3624

RA(0)
RA(1)
RA(2)
RA(3)
RA(4)
RA(5)
RA(6)
RA(7)
RA(8)
RA(9)
RA(10)
RA(11)
RA(12)
RA(13)

D7
H11
E6
G12
H13
D5
F11
F7
B5
D11
A4
B11
A12
C4
A10
A6
AB1
U4
AC4
T1
T3
AC2
U2
AB3
Y5
T7
AA6
V7
V5
AA4
T5
Y7

3614

N8
P7

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
RDQ 15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

100R

1K0 1%

100n
3623

2630

DRAM

A1
E1
J9
M9
R1

7700-3
MT5363BIMG

1K0 1%

2601

+1V8_SW

F602

3622

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_022_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 48

Controller

Controller

B04C

+3V3_SW

7700-6
MT5363BIMG

+3V3_SW

RES

7700-4
MT5363BIMG

10K

3713

EEPROM

I708

SCL

1
2
3

0
1
2

ADR

ER

ER

DV

D3
D2
D1
D0

B37

ETRX

MAC-CI

10p

D35

C34
A34
B35
A36

D3
D2
D1
D0

SDA

CLK

EN

ETTX

B31
E32
C32
A32

(8K 8)

CLK

RES
2729

30R

5700
8

E34

10K
10K
10K
10K
10K
4K7

13

100n

100n
2712

2713

1K0

DEB

10K

10K

DEB

3759

DEB

3760

36

F719
1706

1705

6701

4K7
3747

3746

4K7
10K
RC

100R
3745

I716

AM31
AH37
AH35
M31
M33

3784
3785

VIP_ATV
VIN_ATV
IF_AGC
RF_AGC

10K
10K

BACKLIGHT-PWM

I715

3781

F716

2K2

F754
F755
F756
F757
F758

3793

LED-2

100R

100R

+3V3STBY
5706
30R

+5V_SW
3794

LED-1

+3V3STBY

RES100R
F725

POWER_DOWN

3764

3798
+3V3STBY

1K0
I737
2

KEYBOARD

7709-2
3 BC847BS(COL)
5

7709-1
BC847BS(COL)

F765

2041145-8

6K8

3767
15K

3795
10R

I738

3770

F724

6709
+12VS

1K0

37A8

1M20
1
2
3
4
5
6
7
8

F753
4K7

HDMI_CEC
HDMI_SDA2
HDMI_SCL2
SIDE_HDMI_SDA1
SIDE_HDMI_SCL1
F743
PWR5V_2
F744
PWR5V_1
TUNER_SCL
TUNER_SDA

3792

RC
7705
BC847BW

MUTE

F766

OPCTRL3(0)
0

1n0

PWM DIMMING

2722

100R
+3V3_SW

POWER_DOWN
SDA-LCD
SCL-LCD
SW_MUTE

N36
N34
AP37

3791

LIGHT-SENSOR

1n0

I761

2723

I755

AL16
AM15

OPWM1
0

3762

DEB 3780
DEB 3763-1
DEB 3763-2
DEB 3763-3
DEB 3763-4

12

37

4K7

3778
I732
RES
3779

RES 3774
RES 3775

3730

BACKLIGHT_CONTROL
STANDBY

1n0

AN14
AN18
AM17
AL14
AL12

7710
BC847BW

2724

100R

RES
3790

3751

+3V3_SW

4K7

I750

+3V3_SW

3736

AL20

RES
RES

4707
4708

I714

3744

100R
100R

BZX384-C6V8

3738

+3V3_SW

+3V3STBY +3V3STBY

100n

IF
RF

I734
I739

+3V3STBY

RES FOR ITV

2728

AGC

100R

100n

0
1

3734

+3V3_SW

2727

0
0

ASPDIF

I746

MSJ-035-29D PPO
UART (SERVICE)

1n0

AOBCK

DEB

1701

2726

BYPASS0
ADCINP
ADCINN

DEMOD

I749

AM21
AM19
AN20
AR20
AU20

2
3
1

100n

+3V3STBY

AN22

F718

RES
2725

CLK
DATA
BYPASS

4K7

F717

33R

1K0

TUNER

3783

33R

3749

RES
3743

3789

5K1 1%

10K

RES
3757

PWR5V

12

502382-1170

BZX384-C8V2

3771

I735

I760

3748

1K0

+3V3STBY

10K

10K

CEC
SDA1
HDMI SCL1
SDA2
SCL2

100R
100R

680R

RES 3731

DP
DM USB
VRT

3727
3728

2721

AU10
AR10
AN10

DEB 3765

F763

220n

USB_DP
USB_DM

F751

33R

3742

OPWRSB

I744
I745

6708

I747

F745
F746
F747
F748
F749
F750

JTRST
JTDI
JTMS
JTCK
JTDO

BZX384-C3V3

I733

100R
100R

0
1
OPCTRL 2
3
4

1702
1
2
3
4
5
6
7
8
9
10
11
13

+3V3STBY

RES

I754
I753

100R
100R

0
1
2
ADIN_SRV
3
4
5

FOR DEBUGGING
ONLY

VSS

6700

OIRI
AL32
AK33
AM35
AL34
AM37
AL36

J34
J36
T33

NC

BZX384-C6V8

0
OPWM 1
2

0
1 OSDA
2

AT21
AP21
R36
T35

CLE
ALE
CE_
RE
WE
WP
SE
R
B

+3V3_SW

1R0

LIGHT-SENSOR

RX
TX
RX
TX

NAND_PALE
NAND_PCLE
NAND_POWE
NAND_POOE

0
1
2
3
IO
4
5
6
7

16
17
9
8
18
19
6
7

3724

3735
3737

U1

AR4
AU4
AT3
AU2

5705
220R

1
2
3
4
5
10
11
14
15
20
21
22
23
24
25
26
27
28
33
34
35
38
39
40
45
46
47
48

4K7

LED-2

0
1 OSCL
2

NAND_PARB

3702

3787

PAALE
PACLE
POWE
POOE

NAND_POCE

AT5

3756

10K
10K

RES 3788

KEYBOARD
RESET_AUDIO

JTCK
JTDO
JTRST
JTDI
JTMS

AT1
AN6

3729

3722
3723

10K

10K

4K7
3776
4K7
4K7

0
1

NAND_PDD(0)
NAND_PDD(1)
NAND_PDD(2)
NAND_PDD(3)
NAND_PDD(4)
NAND_PDD(5)
NAND_PDD(6)
NAND_PDD(7)

3733

AP1
R32
P33

RES
37AB

WC

VCC

I726

10K
10K
10K

F742

AOSDATA0
1

D31

I731

7708
H27U1G8F2B

I727

RES 37A6
RES 37A7

SDA-MAIN
SDA-DISP

TRAP2
XTAL 54MHZ

I741

4K7
)

F31
B33

+3V3_SW

29
30
31
32
41
42
43
44

4K7

AP3
R34
P31

TRAP1
PDWNC Normal

22R

NAND_PARB

3754

POCE

U0

F741

0
0

22R

3717

I742
I743

4K7

ORESET
FSRC_WR
MEMTN
MEMTP
TP_VPLL

AR2
AP5
AR6
AU6
AP7
AT7
AR8
AU8

3753

RES

RES 4K7

4K7

3761
10K

3720
3721

4K7
4K7
3718
3719

AK3
AH5
AK1
AJ2
AJ4

JTCK
JTDO
JTRST
JTDI
JTMS

SCL-MAIN
SCL-DISP

AOLRCK

3716

F736

NAND_PCLE
NAND_PALE
NAND_POCE
NAND_POOE
NAND_POWE

47n

VCXO

0
1
2
3
PDD
4
5
6
7

2720

I759
I756
I757

CONTROL

XTALO

47n

4K7

37A5

2711

100n

RES

100K

3769

6707

BAS316

AL22
L30
K5
K7
M19

ORESET

XTALI

PARB

ICE mode + Serial Boot


ICE mode +ROM mode

BOOST_CONTROL

2719

T37
F721

+3V3_SW

TRAP0

I713

1R0

3782
RES

10K
1K0

6706

BAS316
3768

AJ34

VDD

LED-1

F708

SDA-MAIN

4K7

1u0

2706

10p

2717

10p

2716
4u7

4u7

2709

2710

AJ36

3758

SCL-MAIN

NAND_PDD(0)
NAND_PDD(1)
NAND_PDD(2)
NAND_PDD(3)
NAND_PDD(4)
NAND_PDD(5)
NAND_PDD(6)
NAND_PDD(7)

7700-1
MT5363BIMG

SUB GND

7703
BC847BW

C36
G32

+3V3_SW

3777

10K

3740
RES

3741

3739

+3V3STBY

VOUT

TSO_CLK

+3V3_SW

1K0

ER

ETCOL

TSO_DATA0

F35

+3V3_SW

1700

7702
M24C64-WDW6

33R

F761

I711

I725 1

10K
10K

VCOM_SW
POWER-OK
DC_PROT

100R

SYS_EEPROM_WE

RES 2705

100n

3796

+3V3_SW

BACKLIGHT-BOOST

7701
BD45292G

ETCRS

ETMDC

H35

ETPHYCLK
D33

3712

F707

F759
F738
F739
F740

F705
F706

+3V3_SW

54M

ETMDIO

100n

3711

LAMP-ON

100R

+3V3_SW

SDM

RES 2701

100n
RES

PANEL

2700

RES

F701

MCLKI

TSO_SYNC
TSO_VALID

10p

+3V3_SW

F702

3709
+3V3_SW

E36

2702

F704

10p
2704

37AA

4K7

4K7

3706

3707

+3V3_SW

4K7

+3V3_SW

10K

100n

2730

30R

F760

2703

I758

BYPASS_MODE
LCD-PWR-ONn

3715
3714

100R

4700 RES

4K7

3732

D37
+3V3_SW

F737

3710

5701

MDI0

MCLKO

H33
G34

+3V3_SW

10K

ARC_SW

J26
F25
H25
B25
D25
C24
G24
E24
J24
B23
F23
D23
A22
C22
AF5
AG2
AE6
AF7
AG4
AG6
AH3
AH1

23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

3786

RESET_DEMOD

RF_AGC_SW

INV_STATUS

GPIO
0
1
2
3
4
5
6
7
8
9
10
11 GPIO
GPIO
12
13
14
15
16
17
18
19
20
21
22

K35
K37
J32
A30
C30
G30
E30
H29
F29
B29
D29
C28
E28
J28
G28
H27
F27
B27
D27
G26
E26
A26
C26

4K7

CI

MDO0

F33

3703

I700
I701

MIVAL
CI

H37

3726

10K

USB_PWR_EN
USB_OCP
EDID_WC

100R
100R

MISTRT

MOVAL

10n

3704
3705

MOSTRT

G36

10K

RES
37A9

10K

10K

3700

3701

F37

100K

B04C

+5V_SW

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_023_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 49

LVDS Display

B04D

LVDS Display

B04D
+3V3_SW

Y
Y

Y
Y

4817
4818
4819
4820
4812
4815
4813

Y
Y

4821
4822

Y
Y
Y

RES

4810
7801
PCA9540B

3
VDD

Y
Y
-

4811

100n

SC0

RES 4813

SC1

4814

SD0

RES 4824

SD1

4816

SCL-VCOM
4817

SCL_VGA

4818

SDA_VGA

Y
Y

SCL

SDA

INP
FIL

4820

I2 C
-BUS
CTRL

VSS
6

RES
4819

SDA-VCOM

BYPASS_MODE

RES 4821

VCOM_SW

F805
F806
F807
F808
F809
F810

PX1APX1A+

PX1CPX1C+

+12VDISP

F811
F812
F813
F814
F815
F816

PX1DPX1D+

4803
4804
4805

RES 4800
RES 4801
RES 4802

PX1CLKPX1CLK+

RES
PX1EPX1E+

4806 RES
4807 RES
4808 RES
8
3
7
6
2
1
5

I800

5800

PX2APX2A+

33R
5801

I801

2803

33R
5802

+VDISP-INT

PX2BPX2B+

7800
SI4835DDY

PX2CPX2C+

F834
PX2DPX2D+

BZX384-C6V8
2806

PX2EPX2E+

1u0

F829

+VDISP-INT

47K

I802

47R

3805

3803

F831
F817
F818
F819
F820
F821
F822

F825
F826
F827
F828

PX2CLKPX2CLK+

47K
6800

10n

F823
F824

33R
3802

F833
F832

PX1BPX1B+
+5V_SW

LVDS#1
1G51

4822
RES

4810
4814
4816

SCL-DISP

2802
RES 4815

PCA9515 - (RES)

RES 4823

PCA5940

4811

SDA-DISP

RES 4812

100n

2804

61
59
57
55
53

F801

FI-RNE51SZ-HF-R1500

I808

3
I809

7802-2
BC847BS(COL)
4

3809

5
1K0

10K
7802-1
BC847BS(COL)
1

15K

220n
3810

10K

I807

2807

3808

3807

3806

I806

7803
BC857BW

100u 16V
2805

+3V3STBY

60
58
56
54
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1

F800

LCD-PWR-ONn

1K0

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_024_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 50

10-5 B05 393912365052


HDMI & Multiplexer

B05A

HDMI & Multiplexer

B05A

RES
6913
IP4281CZ10
1
3

M_RX1_2B

HDMI PORT 1
+3V3STBY

5900

eHDMI+
SIDE_HDMI_SCL1
SIDE_HDMI_SDA1

M_RX1_CB
M_RX1_C

30R

4904

HDMI_CEC
ARC_eHDMI+

F915

HDMI_CEC_A

M_RX1_CB

F914

RES
4901

6903

9 10

4K7

RES
3914

M_RX2_2B

21
23

H : WRITE

47266-9002

I905

RES
4903

RES
7907
MMBT3904

CDS2C05HDMI2
5.6V

0
1
2

SCL
ADR
SDA

F907 HDMI_SCL2

F908 HDMI_SDA2

10K

F909

3904

EDID_WC
21
23

47266-9002

I916

10K

7903
MMBT3904

4K7

1K0

3919

HDMI_PLUGPWR2

+5V_SW
1

HDMI_HPD2

F912

4902

3K3

3916
PX1A+
PX1APX1B+
PX1BPX1C+
PX1CPX1D+
PX1DPX1E+
PX1EPX1CLK+
PX1CLK-

PWR5V_2

M_RX2_CB
HDMI_CEC_A

1
2
3

F906

WC

HDMI_PLUGPWR2
F911

6901

HDMI_HPD2

D15
B15
C16
A16
D17
B17
D19
B19
C20
A20
C18
A18

HDMI_SDA2

M_RX2_0B
M_RX2_C

(256 8)
EEPROM

AN16

0P
0N
1P
1N
2P
2N
AO
3P
3N
4P
4N
CKP
CKN

3K3
3915

RES
6917
SIDE_HDMI_HPD1

0
0B
1
1B
RX2
2
2B
C
CB

HDMI_SCL2

M_RX2_1B
M_RX2_0

7901
M24C02-WMN6

100K

AP13
AT13
AR14
AU14
AP15
AT15
AR12
AU12

PX2A+
PX2APX2B+
PX2BPX2C+
PX2CPX2D+
PX2DPX2E+
PX2EPX2CLK+
PX2CLK-

3920

M_RX1_0
M_RX1_0B
M_RX1_1
M_RX1_1B
M_RX1_2
M_RX1_2B
M_RX1_C
M_RX1_CB

HDMI_HPD1

G16
E16
H17
F17
G18
E18
G20
E20
H21
F21
H19
F19

4K7

AL18

0P
0N
1P
1N
2P
2N
AE
3P
3N
4P
4N
CKP
CKN

RES
3921

HDMI_HPD2

HDMI-LVDS

M_RX2_2B
M_RX2_1

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
22

3903

1902
M_RX2_2

7700-5
MT5363BIMG

0
0B
1
1B
RX1
2
2B
C
CB

10K

2
M_RX2_CB
M_RX2_C

HDMI_PLUGPWR2

68K
3905

9 10

HDMI PORT 2 (SIDE)

BAT54C

M_RX2_0B

PWR5V_1

M_RX2_C

DEB
3923

HDMI_PLUGPWR2

AP17
AT17
AR18
AU18
AP19
AT19
AR16
AU16

7902
MMBT3904

HDMI_PLUGPWR1

F913

HDMI_CEC_A

M_RX2_0
M_RX2_0B
M_RX2_1
M_RX2_1B
M_RX2_2
M_RX2_2B
M_RX2_C
M_RX2_CB

I915

+5V_SW

100n

6 7

SIDE_HDMI_SDA1

10K

HDMI_PLUGPWR1

2901

8
5

M_RX2_0
M_RX2_0B

SIDE_HDMI_SCL1

F903

3901

F905

EDID_WC

L : WP

M_RX2_1B
M_RX2_1

1
3

M_RX2_0

SDA

RES
6916
IP4281CZ10
M_RX2_CB

RES
7905
MMBT3904

SCL
ADR

F904

100K

F900

3913

4
6 7

10p

M_RX2_1
SIDE_HDMI_HPD1

M_RX2_2
M_RX2_2B

CDS2C05HDMI2
5.6V

8
5

M_RX2_2

I902

4900

1
3

M_RX2_1B

2902

RES
6915
IP4281CZ10

1K0

3912

PWR5V_1

0
1
2

F902

4K7

9 10

3K3

M_RX1_0B

1
2
3

F901

WC

68K
3902

6 7

M_RX1_0
M_RX1_0B

3908

3K3
3907

M_RX1_0B
M_RX1_C

8
5

M_RX1_0

M_RX1_C

(256 8)
EEPROM

6900

M_RX1_1B
M_RX1_0

7908
BSH111
RES

7900
M24C02-WMN6

HDMI_PLUGPWR1

1
3

M_RX1_CB

M_RX1_2B
M_RX1_1

27K

3906

RB521S-30

RES
6914
IP4281CZ10

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
22

M_RX1_2

+3V3STBY

3900

1901

I906

6902

DEB
3924

M_RX1_1B
M_RX1_1

BAT54C

9 10

100n

6 7

M_RX1_2
M_RX1_2B

M_RX1_1

HDMI_PLUGPWR1

8
5

M_RX1_2

2900

M_RX1_1B

PWR5V_2

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_025_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 51

USB

USB

B05B

7D00
TPS2041BD

USB

1D01

FD07

33R

EN_

2 OUT

1
IN
2

3
OC_

FD04

USB_PWR_EN

+5V_SW

2D12
100n

2D14
100u
16V

10u

2D11

5
BZX384-C6V8

6D00

FD03

1D05

USB-01-PBT-B-30-CU2

FD02

1D04

5D00

FD01

1 5V
2
USB_DM
3
USB_DP
FD00
4
5

GND

1D03

B05B

FD06
FD05

USB_OCP

USB_DM

USB_DP

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_026_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 52

10-6 B06 393912365052


Analog I/O - Headphone

Analog I/O - Headphone

B06A

RESERVED

RES
3A04

HP_LOUT

FA03

LEFT
PESD5V0S1BA
RES 1A03

6A01

RES

1n0

RES
2A02

1R0

HEADPHONE

FA04

1A01
2 RES
3
1
MSJ-035-12D-B-AG-PBT-BRF

RES
3A03

RES

6A00

1n0

RES
2A01

FA02

RIGHT

1R0

PESD5V0S1BA
RES 1A02

HP_ROUT

RES
3A10
22K

1u0

RESET_AUDIO
PBS_HPR

1u0 RES 2A08

4A03
RES

10K
3A19

RES

10K

IA02

RES
3A15

IA03

RES
3A16

10K

IA04

RES 3A17
10K

5
IA10

RES 2A11

VDD

AMPLIFIER

IA09

IN2

VO

SHUTDOWN
BYPASS

IA08
2

VIA
GND GND_HS

1u0

RES
3A11

1u0

RES
2A10

47n

10K

FA07

RES
3A18

RES
7A00
TPA6111A2DGN

HPOUTR

RES
2A07

47n

FA06

RES
2A04

HPOUTL

1n0

4A02
RES

1n0
RES
2A13

PBS_HPL

RES
2A05

+3V3_SW

RES
2A12

B06A

7
10
11

RES
2A06
100u 4V
RES
2A09
100u 4V

33R
IA00

RES 3A12

FA08

HP_LOUT

FA09

HP_ROUT

33R
IA01

RES
3A13
33R
RES 3A14
33R

RES
3A09
22K

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_027_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 53

Analog I/O - Audio

Analog I/O - Audio

B06B

B06B

7700-2
MT5363BIMG

2B00

1n5

IB45

Y0NAT29

3B06

1R0

2B06

IB47

SOY0AU28

AR26

IB37

1n5

AP25
AP33
AR34
AT33
AU34

SOY0-AV1

FB08

GND_CVBS

2B15

CVBS_AV3

IB61

1u0
3B14

2B14

100R

47n

AR36
AT37
AU36
AP35
AT35

IB63

AP31
AT31

DEB
3B47

560R

75R

DEB
3B58

AM29

0
COM
1
0
SOY
1
0
SY
1
0
SC
1
0N
0P
1P CVBS
2P
3P
OUT1
VDAC
OUT2

AOBCK
AOLRCK
AOMCLK
0
1
AOSDATA 2
3
4
ASPDIF
ALIN
0
1
AL
2
3

FS_VDAC
AR

0
1
2
3

1B03

PESD5V0S1BA

RES
6B00

1n0

RES
2B36

1n0

2B35

RES
IB14
IB15

L36
P35
P37
K31
N32

IB16

3B35
3B36
3B37

IB09

2B37

IB08

10u

30K

3B33
1R0

NEAR CONNECTOR

4K7
4K7

FB01

+3V3_SW

4K7
3B38

SPDIF

+3V3_SW

4K7
IB17 2B42

K33

FB03

ASPDIF_OUT

SPDIF_OUT

100n
RES 3B39

L32
AF37
U32
V35
V37

IB18

2B17

AE36
V33
U34
U36

IB20

2B25

AF35

IB22

4K7
RES 2B16

RES 2B24

IB19

HPOUTL
PREAMPL

IB21

HPOUTR
PREAMPR

10u

10u

10u

10u

2B43

AVICM

L34
M37
M35

3B34

1B04

2B08 10n

IB03

PESD5V0S1BA

100R

AA30

RES
6B01

3B08

VMID_AADC

1n0

IB43

3B15

240R

3B16

100R

2B20

33p

1B02

FB04

2
FB07

1
MTJ-032-21B-43-NI

33p

1R0

IB35

2B07 10n

1B01

MSJ-035-29D PPO

2B19

3B00

10n

2B09 10n

68R

2
3
1
FB06

RES
2B39

2B02

100R

IB33

68R

AUDIO IN

SAV_L_IN
SAV_R_IN

1B05

3B02

10n

3B09
3B07

0P
PR
1P
0P
PB
1P
0P
Y
1P

1R0

1n0

2B01

68R

IB31

COM

FB00

3B32

10u

RES
2B38

3B01

10n

IB41

AP27
PB0PAP29
AT27
Y0PAR28
AU26

IB00

2B34

47K

2B03

68R

IB29

47K

3B03

10n

PR0PAU30

3B49

2B05

68R

IB39

10n

IB01

+3V3_SW
+3V3-ARC
3B40
IB70

3B54

2B60

2B58

2
1

+12VS

LM833
7B01-1

AOUTL

10u
3B51

+12VS

ASPDIF_OUT

7B05-1
74LVC00APW
1

IB71

14

IB49 5K1

47K

3B50

10K

3B41

&

14

8
+3V3_SW

10

100n

180R

IB74

2B63

eHDMI+

100n
68R

47K

220p

3B53

3B56

3B57

AOUTR

10u

5K1

2B62

2B59

&

5
7

7
6

FB09

+3V3-ARC
7B05-3
74LVC00APW
9

&

3B52

2B57

+3V3-ARC
7B05-4
74LVC00APW
12

3B46

&
11

+3V3_SW

22K

13
7

10K

820p

IB52

3B45
2B56

10u

IB53

7B05-2
74LVC00APW
4

14

3B55
8

5
2B55

SPDIF_OUT

1u0

2B53

ARC_SW

7B01-2
LM833

PREAMPR

IB72

100n

+3V3-ARC

47K

3B44

10u

+3V3_SW

2B61

+3V3_SW
IB51

2B54

30R

3B42

IB50

47K

3B43

3
2

14

IB48

10u

820p

2B51

2B52

PREAMPL

1R0

220p

2B50

22K

100n

SOY1-AV2

3B05

2B11

68R

10K

SY0N
SY1N

AR24
3B11

47K

IB27

GP
BP

3B31
30K

3B48

GN
SPR0P
SPR1P
SPB0P
SPB1P
SY0P
SY1P

AU24
AT23

IB02
DVI_AUL_IN
DVI_AUR_IN

47K

GP
BP

IB25
IB26

SOG
RP

AIN0_L-AV1
AIN0_R-AV1
AIN1_L-AV2
AIN1_R-AV2

IB10
FB02
IB12
IB13

RES
3B18

AP23
AT25

AD33
AC34
AB31
AC32
AD35
AB35
AC36
AB37
AA32
AB33
AA34
Y35
AA36
Y37

RES
3B17

IB23
IB24

0_L
0_R
1_L
1_R
2_L
2_R
3_L
AIN_AADC
3_R
4_L
4_R
5_L
5_R
6_L
6_R

1u0

SOG
RP

HSYNC
VSYNC

100n

AR22
AU22

1u0

IB66
IB67

AN34
AN36

2B44

HSYNC
VSYNC

P
N

100n

MPX

AM33

2B40

AF

2B41

AUDIO-VIDEO

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_028_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 54

Analog I/O - Video

Analog I/O - Video

B06C

B06C
NEAR CONNECTOR

FC04
FC05

PESD5V0S1BA
1C14

6C19
RES 6C20

PESD5V0S1BA
1C15

1n0

RES
2C19

1n0

RES 6C08

PESD5V0S1BA
1C10

56R

15p

6C09

60R

3C24

5C05

18R

60R

2C15

PESD5V0S1BA
1C09

18R

3C18

PESD5V0S1BA
1C08

3C23

IC22
SY0N

5C04

IC13

IC21
IC14

RES

SPB0P

56R

10
11
12

SY0P

RES
6C04

56R

6
FC12

FC13

5C02

3C06

SY1N

PR_CVI1

7
8

3C16

FC06

1C01
1 MSP-636H1-01-NI
2
3
4

SY_CVI2

CVI 1

FC11

SOY0-AV1

60R

60R

RES
6C10

IC18

15p
3C05

2C06

18R

5C03

18R

PESD5V0S1BA
1C19

3C25

3C21

PR_CVI2

IC16
IC17

3C14

2C17

SOY1-AV2
SY1P

1n0

RES
2C20
RES
2C18
IC11

56R

60R

1R0

3C17

5C01

18R

PESD5V0S1BA
1C18

3C22

FC15

3C13

IC10

15p

RES
6C02
RES
6C03

56R

15p
3C04

2C05

IC15

10u

SPR0P
FC07

PB_CVI2

SPB1P

2C25

30K

2C16

60R

3C29

15p

5C00

18R
56R

15p
3C02

2C04

3C20

1R0

FC10

1
FC08
2
3

PESD5V0S1BA
1C17

IC03

3C12

1C02
MSP-636V1-01

FC09

SPR1P

IC09

CVI 2

1C16

1n0

PESD5V0S1BA

1R0
1n0

10u

3C01

RES
6C01

30K

IC02

RES
2C03

2C23

RES
2C02

3C27

10u

RES

AIN0_L-AV1
AIN1_L-AV2

2C24

30K

0001

1n0

PESD5V0S1BA
1202

1R0
1n0

10u

3C00

RES
6C00

30K

IC01

RES
2C01

2C22

RES
2C00

AIN1_R-AV2

3C26

3C28

1n0

AIN0_R-AV1

RES
2C21

NEAR CONNECTOR

FC14

PB_CVI1

SY_CVI1

10
11
12

1R0

1R0

SIDE AV
CVBS
1C03-1
YELLOW2

FC03

47p

15p

2C07

IC05

1n0

2C09
10u

1R0
RES
2C11

RES
6C06

1C06

MTJ-032-37BAA-432 NI

IC20

SAV_L_IN
SAV_R_IN

3C10
30K

1n0

75R

RES
2C08

3C08

3C09

5
4
6

CVBS_AV3

IC19

GND_CVBS

FC02

WHITE

(WHITE)

IC04

1R0

RES
2C10

LEFT1C03-2

RES
6C05

MTJ-032-37BAA-432 NI

PESD5V0S1BA

3C07

PESD5V0S1BA

(YELLOW)

1C05

RIGHT

NEAR CONNECTOR

FC01

IC07

2C14

3C19

10u

30K

1n0

1n0

1R0
RES
2C12

RES
6C07

FC00

1C07

MTJ-032-37BAA-432 NI

PESD5V0S1BA

3C11

8
7
9

RES
2C13

1C03-3
RED

(RED)

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_029_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 55

VGA

VGA

B06D

B06D

6E06
IE00

+5V_SW

BAS316

3E26
10K

FE16

3E25

EDID_WC

7E01
BC847BW

68K

RES
3E27

10K

DC_5V

GN

2E04

3E04

10n

100R

2E05

3E05

10n

68R

3E10

VGA_Gn

FE01

VGA_G

FE02

1E00
1E05

60R

VGA_R

0001

PESD5V0S1BA

RES

6E00

5E01

VGA_Gp

PESD5V0S1BA

68R

RES

10n

6E01

3E02

75R

2E07
1R0

2E02

2E08

GP

1n5

75R

3E03

SOG

5p6

2E03

60R
3E16

68R

5E00

VGA_Rp

3E15

3E00

10n

5p6

2E00
RP

FE11

DC_5V

1R0

RES
3E24
DC_5V
5E02

4E04

33R

10K

3E23

3E22

10K

3E21

5E05

SCL_VGA

4E02

1%

FE09

(256 8)

WC

EEPROM
6
5

SCL
ADR
SDA

0
1
2

1
2
3

FE12

6K2

330p

2E15

SDA_VGA

330p

1%

4E03

FE08

FE14
17

1216-02D-15L-2EC

1E04

6E04

RES

2K2

5p6
RES 3E18

2E13

FE07

VSYNC

30R

PESD5V0S1BA

VSYNC

FE05
FE06

1E03

6E03

RES

2K2

5p6

RES 3E17

2E12

30R

PESD5V0S1BA

H_SYNC

FE13

RES 3E20

FE04
5E04

HSYNC

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

2E14

1n0

2E10

2E11

150R

BAS316

100n

60R

FE03

6K2

3E13

RES 3E19

6E05

7E00
M24C02-WMN6 8
FE10

1E01
DC_5V

FE15

100n

0001

1E02

RES

6E02

75R

5p6

3E14

60R

5E03

6K2 1%
2E16

VGA_B
PESD5V0S1BA

VGA_Bp

2E09

BP

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_030_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 56

10-7 B07 393912365052


Hospitality

Hospitality

B07

DMMC1

DMMC3

RES

RES
1F01

1F00
SDA-LCD
SCL-LCD
4
FF04

33R

+5V_SW

1
2
3
5

FF12
FF11

PBS_HPL

FF13

PBS_HPR

502382-0370

502382-0570

1n0

RES 5F01

+3V3STBY

2F01

FF03

33R
100R
100R

1n0

RES 5F00
RES 3F00
RES 3F01

RES

SDA_CLOCK
SCL_CLOCK

FF00
FF01
FF02

RES

1
2
3
4
5
7

2F00

B07

PCB SB SSB
THRILLER BRZ DIG

2011-01-31

2011-01-13

3139 123 6505


19130_031_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 57

10-8 313912365052 SSB Layout

2729

2B24
2B16

2B40

2B41

2C09

3C10

2C10

3719

3B15

1B05

2B08

2B11

2B09

3B08

3B11

3B09

2A06

2A09

2297

1C06

2B07
3B07

3A14

3A13
3B34
3B31

2B38

2A02

2B37

2B34

2258

5207

2294 5208

2B35

3749

6A01

3B33
2A01

2B39

2B36

6B01

3A03

1A02

1B03

1705

1701

1B04

1B01
6916 6915

1201

1C02

6E04

1E03

1E04

1901

5E05

5E01

3E17

2E07

6917

5E04

3E18

3E10

5E00

3E16

6E01

2E08

6E03

6E05

2E10

3E15

3E14

6E00

1E02 1E05 1E00

2B63

1902

2E09

2E13

6E02

2B62

1F00

3E13
2E11

3B57

1C18

2B60

3B56

1C17

2B61

5E03

6914 6913

1C19
1C16

5E02

2295
3B54

7B05

3B55

3F00

5F00

3F01

5F01

2C15

3C18

3C17

3C24

5C05

6C10
3C06

5C02

1202

6C04

2C06

3C05

3C25

5C04

6C09

2C16

5C01

3C22

6C03

2C05

3C04

2C04

3C02

3C20

5C00

6C02

2C03

2C02

2C23

3C01

3C27

6C01

3C23

3C16

2C17

3C21

3C14

5C03

6C08

6C20

2C19

3C13

2C25

2C18

3C28

3C29

3C12

2C24

2C22
3C26

3C00

2C00

2C01

6C00

1X02

2C21

6C19

5309
2C20

1A01

6A00

1706

1B02

1C09

1C08

3B32

6B00

6700

2C07

6C05

2296

2B20

2B19

3748

6701

3C08

1C05

2B06
3B06

2B50

2C08

1A03

2B05
3B05

5311

3C07

3A04

2B03
3B03

7A00

2B02
3B02

4306

1C03

3A11

2B01

3B52

1X03

6C06

3A12

2E00

2B00

3E00

2E04
3E04

3B01

2E02
3E02

3B00

2E05
3E05

2B56

3B46

3C09
2C11

3718

2E12

3712

3709

2400

1C01

3C19

3787

3715
3713

2C12
3C11

3788

3796

2704 2703
3717 3716

2401

6122

7216

3737 3757
3735 3731
3758

2716

7703

1C07

2291

6C07
2C13

2285

2C14

2717

5229
5226

5228

2287 5227

2288

2290
2289 5230

3617
3618

2286

2B44

2B43

1C20

7702

7700

1D05

1F01

2B17

1700

3619

3711 2702

5700

7601

1D01

3B18

3754

2164

2D14

3B17

3610

3608

7120 2159

2B25

1C10

U4

7123

5120 2168

2153

5104

2109

3784 2720
3785 2719
3753

3B45

1X04

1D04

5506

37AA

2514

37A9

3612
3613

2B57

5400

2161
2171

4815

4813

4824

2802

3759

3760

3765
3780

3763

2140

4700
3726

2551 2628
5401

3606

1C14

1C15

4823

2608 2101

U2

2100

5117 2154

2163

7400

2411

3614

2B52

2726
3795 3798
2728
5706

3602

2700

37A8

2B55

2155

2701
3707
3706

3B37

3611

2805

2804

2609

3B16

2725
3794

2803

7B01

2724
3793
2727

1G51

3609

3B50

2723
3792

4819

3607

3B40

3791 3790
2722

7801

4818
4812
4810
4811

4814
4822
4816
4821

3762

3615

3600

3605

2402

3B49

1702

7600

2403
2412

2421
2420

2419

2142

2405 5402

2149

2141 2144

2145

5403

2147

4817
4820

3B48

2416 2415 2422

2180

1M95

2106

5106

2148

2143

2105
2151

2169
2199

1402

U23

7125

2129

2146
2136

1403

5121

2130

2181

2198

1M20 1735

U5

7124
2172
5105 2176

4100

2175

2133

2131
3128

2132

2134

1M99

2128
3127

2152
2162

5123

2126
2125

2137
3129

2183

2191

2135

2127
3126

2104

2138
2189

5115 2188

1X05

7122

Overview top side

1X01

1E01

SSB Layout Top

2011-01-31

3139 123 6505


19130_040_110428.eps
110428

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 58

3135

7119

2165

F747
F751

2193

2166

2170 3149

2192

2187 3151

I118

I104

FB00
FA09
F301
F207
FA02

2712

5705

F104

3103

3111

I110

2627

2629
3620

2623

6400

3130

F120

3412

3411
3413

F121

3418

7403

F118

F408

I433

I440

3426

I424

4401

7405

2423
3417

7411

3432
3435

2430
3430

2550

3433

2510

2540
2542

2549

2571
2588

3409 3410
3408

F119

I425

F122

F123

I430

F708

3422

F410

F404

F405

I413

F406

C400

IB53

F400

2409

F725

3B53

2B59

I403

I401

2427 3453
3454

3400

2404

7908

2425
3421

IB52

2406
2407

6902

I434
I414

I406

7408

I906

I755

6708

I417

2426

2408

37A7

IB21

2413

I415

I761

7710

F402
F753

2424
3420

F401

IB50

7407

2B53

6709

F754

I411

IB19
IB48

2B51
F213

I441

IB49

3337
3335
3336
3349

F755

I432

I431

3428

I416

F412

2418
2417

2433 3439

F756

I418
F757

3406

IB51

3427

F724

7406

3767

3B42

3B44

7709

2721

I737

3770

I738

3B43

I725

3452
3451

2414

4904 3906

7701

3405

I325

I318

F115

6102
3414

7402

7414

7302

F116

2102
I423

I422

3419

I139

I412

F302

I317

3776
3777

3779
3778
3775
3774

2505

2533
2531
2530

6707
2710
3733 2709

2333

2335

2334

2337

I301

F306

5305
F300

2336

F303

7413

F413

F415

7404

3415

I429

3431

I435

6401

F707

6403

F208

IB08

IB00

2306
3344
2301
3343

I304

3710

3B51

I306

I308

F246

3350

IB01
IB09

I307

I708

2B54

5303
3360
2313 3352 3351 2316
2312 2379 2380 2317

F209

IB03

2311
2303
2309

I300

1301

7412

6402

3131

3416

F760

2B58

I338

5307
2320
2321
2322

F705

3714

F761

3B41

IB02

FA08

I745

4308

A212

FA04

5306
2318
2323

3339
2332

5304 2262
2324 2263
2314 3261

IA01

2338

3263
FC03

2340
2339

2377

3332 3331
5308
2341

3262

A213

2378

I302

2A13

IA00

3768

3769

3A19

IA08

3756

F411

A214

FB08

I741
F706

I405

3730

4A03
3A16

2A08

IA03

3761

3786

I746

F766

3724

2A10

6706
FA07

F745

U3

F738

F736

37A6

2711

IA04

I749

I442

I437

2705

4707

3734
3751
3729
3702

IB23

2E03
3E03

3A09

2519
2520
2582

I750

4708

I734

3728

IB35

2544

I744

I739

3727

IB29

IB43

I436

F704
CXXX
F759

F414

F416

F721

IB45

F417

2507

2543

3747
3764

IB26

IB25

3746

IB27

IB24

2625

F740

3738

IB39

IB33

2598 3500

IB31

IB47

I108

F117

2626

2713

2500

3703
5501 F739

3744

2A11

2529

2558

2575

FA06

IB37

IC04

2509

2568

I753

3B47

I504

2593 5504
2592

2B15

IB41

2A04

2579

37AB

IA10

3A17

2508

3789

I502

2124 3152

I113

F114

3624
2545

I735

FC02
IA09

2620

3771

2596

2595

5505

2279

2281

2283

2534

F109

2113

F409

IB61

2B14

4312

2535

3722 2574

IB63

3271

2538

2573

I754

4313

F107

F101

2621

2532

2569

2527

2580

F106

F501

2431
3434

2526

2622

I507

3B58

5225

2561
3723
I747

2195

F113

F602

2624

3622
2552
2553

2576

2282

F105

I109

F601

3621

3623

2562
2563

5222
2284

IC20
IC19

I505

2A05

3A15

2536
2525

2537

2597
F500

2280

FC01

3A10

2577

IB22

I111

I756

2513 2630

2518

4309

5502

2167

I142

I757

2599 2570

2517

I255

2504

2503
2584

2512

3B36

IB20

2516

IB18

37A5

7708

2506

2559
2541

I760

3783

4314

3B14

2A07

F817

2522 2515
I759

3B35

2524
2565

IB14

IB15

2523
2564

F741

2560
2528

5503

2581

3736

3743

3745

I700

F758

I445

F765

3437

3438

3B39

FB03

3742

I701

I112

F108

2502
2501

I758

F236

3272

4A02

3145
3109
3148
3117
3106

3601

F737

2521

3781

7705

3732 5701
2730

3721
3720

IB17

3808

5128

F503

I733

3A18

F103

I726

2606

I715

IC05

IA02

F818

3700
3701

U1

3809
I807

2B42

2278

4209
4210

I731

3603

2277

IC07

2605

3604

FF12

FF13

I742

I732

I713

I506

4307

2F00
2F01

2566

F102

I727

2604

F742

I716

2607

2567

F821

F825

2603

I714

FF11

F826

F827

F820

IB16

F136

4311

I254

2600

4803
4804
4805

3741
3782

F822
F828

3739

3B38

F716
I809

3806

I126

2110

I711

2807 3807
3810

3805

7802

F600

I743

3704

I806

3616

2601

F800

7803

I808

2111

5500
F819

3705

2806

2108

2107

5D00
2D11

F701

I802

FD01

2602
F502

3740

6800
3803

F823

2706
F702

3802

FD07

6D00

2197

5801
5802
5800
I800

2D12
FD06

FD02

2A12

I132

I134

7800

FD04

I125

1D03

2178
3102

2112

F125

7D00

FC00

I135

I131

2150

F131

F824

FD05

FD03

3118
3116
3112

I801

4800 4806
5127 4801 4807
4802 4808

FD00

3113

I137

I105

F133

2122

5125

3136

3153
3154
3155

3114
2158

I127

I117
I143

F829
I123

I119

I136

5124

F806

F833

I138

2123 3150

2179
3100

2160

3107
3146
3140

2139

F135

2186

I106

I144

F746

F749

F805

F808

F814

F812

F834

F807

F810

F815
F816

F831

F809

I141

F748

F832

F801
F811

3108

F750
F763

I120

3138

3101
2177

I122

I140

F813

F132

2185

I107

2157

3122
3125
3105
3115

2190

Overview bottom side

I443

2432

I305

I303

3354

3359
3358
2307
2302

FB07

IB72

I222

F904

FE16

FE15
F903

FE04
4E04

6E06

2E16

F902

3E24

F913

3900

4E02

6900

F914

3912
F915

2902

3913

4E03

4900

FC06

FC12

FC15

FC11

FC10

IC09

IB10

IC13
FB02

IC21

IC18

IC15

IC17

IB70

3901
3924 3902
2900

F744

FE14

FE13

F901

IB71

I902

3E26

3908
3907

FE02

FE06

6903

FE07
IB67

5900

IB66

IC11

IC10

7905

2E15
3E23

FC14

IC14

FC13

7902

7E00

FE10
IE00

FE03

IC22
FB09

IC16

I915

FC05

IC01

FC08

IB13

IC03
IC02
FC04

IB12

FC07

F900

4901

FE09

3914

2E14

3E19

FE11

3E27

FE08

A225

7900

FE12

3E25

F247

3E20

3270

F201

FE01

FE05

F719

I221

2901

F912

3357

5310

3265
F242

3E22

F905

3923

F906

3903

7907
4902
3920

7903

4903
3921

F743

3919

I905

F202
FB06

FB04

3E21

I916
F909

6301

F718

7E01

F911

3353 2308
3356 2310
5302

2293

3264
3269

7901

F203

3904
3905

3916

6901

F907

2213 7218

3915

F908

F235

7217

I220

4310

2304
2305
5301

7301

F205

F204

I320

I316

3355

FB01

2226 2225
3230 3228

F206
FA03

F717

FF00

FF01

FF02

FF03

IB74
FF04
FC09

SSB Layout Bottom

2011-01-31

3139 123 6505


19130_041_110428.eps
110428

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 59

10-9 T01 393912365071


LVDS Display

LVDS Display

T01A
LVDS#1
1N01
FI-RE51S-HF
FN32
SDA-TCON
SCL-TCON
BYPASS_MODE
NC

FN05
FN06
FN07
FN08
FN09
FN10

PX1APX1A+
PX1BPX1B+
PX1CPX1C+

FN11
FN12

PX1CLKPX1CLK+

FN13
FN14
FN15
FN16

PX1DPX1D+
RES
2N03

PX1EPX1E+

PX2APX2A+
PX2BPX2B+

10n

FN31
FN17
FN18
FN19
FN20
FN21
FN22
FN23
FN24

PX2CPX2C+

FN25
FN26
FN27
FN28

PX2CLKPX2CLK+
PX2DPX2D+

1X01
REF EMC HOLE

100n

FN29

+VDISP-INT

100u 16V
2N02

PX2EPX2E+

2N01

T01A

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
54
56
58
60

FN01
53
55
57
59
61

FN33

1X02
REF EMC HOLE

PCB SB
THRILLER BRZ TCON

2010-06-29

3139 123 6507


19130_032_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 60

TCON Control

T01B

TCON Control

T01B
VDD1V8

10p

2H41

10p

2H40

U_D

7H02-2
74LVC2G04
3

100n

100n
2H39

100n
2H37

100n
2H36

100n
2H35

100n
2H34

100n
2H33

2H32

100n

100n
2H31

100n

2H30

100n
2H29

2H28

100n

100n
2H27

2H54

U_D_INV

1u0

TCS#
TRAS#
TCAS#
TWE#

N2
M3
N1
M2

TCK
TCK#

L2
L1

TCKE

M1

TODT

M4

TBA0
TBA1

P1
P2

Q
Q

3H00

TDQ0
TDQ1
TDQ2
TDQ3
TDQ4
TDQ5
TDQ6
TDQ7
TDQ8
TDQ9
TDQ10
TDQ11
TDQ12
TDQ13
TDQ14
TDQ15

LDQS

G2
G1

TLDQS
TLDQS#

UDQS

C2
C1

TUDQS
TUDQS#

CK
CKE
ODT
0
BA
1

E1

RESIMP

1K0

100R

H3
H2
K3
K2
K1
K4
H1
H4
D3
D2
F3
F2
F1
F4
D1
D4

0
1
2
3
4
5
6
DQ 7
8
9
10
11
12
13
14
15

CS
RAS
CAS
WE

7H04
74LVC1G74DC
7
S
1
C1
2
1D
6
R

3H23

GCK

VCC1V8
5H04

3H06

RES

T13

1K0

U13

GOE

U11

GSP2
GSP1

T12
U12

U5
T5
U6
T6

GSLOP

TP

U7

R_L
U_D

T10
U10

SELLVDS

T17

CPV
OE
STVU
STVD

T16

SLOPE

PX2A+
PX2APX2B+
PX2BPX2C+
PX2CPX2D+
PX2DPX2E+
PX2E-

B7
A7
B6
A6
B5
A5
B3
A3
B2
A2

PX2CLK+
PX2CLK-

B4
A4

LVDS
0P
0N
1P
1N
2P
RXE
2N
3P
3N
4P
4N
CLKP
RXE
CLKN

0P
0N
1P
1N
2P
RXO
2N
3P
3N
4P
4N
RXO

CLKP
CLKN

100R

7H01-2
VPP1501BFG

3H16

100R

RTC50_60

100R

U16
U17

3H15

TESTSE

ROM_SCL
ROM_SDA
SCL-TCON
SDA-TCON

1R0
1R0

3H14

ATTN

RES 3H27
RES 3H28

100R

100R
3H07

0
1
2
3

FH06
FH05

POL

T11

3H13

U9

TESTMOD

R10

100R

T7

SCL
DB
SDA

T8
U8

3H12

FH04

TESTAGN
RST

100R

FH03

SCL
SDA

3H11

3H26

P7
R7

100R

T9

FH02

EE

OSC
OUT

100R

FH01
3H25

MISC
IN

3H10

B1

B1
STH
B2

GP01
GP02
L|R_
U|D_

RLV

CKP
CKN

0P
0N
1P
1N
2P
2N
3P
3N
LLV
4P
4N
5P
5N
6P
6N
7P
7N
LLV

CKP
CKN

SELLVOS

A14
A15
A16
A17
B14
B15
B16
B17
C14
C15
C16
C17
D16
D17
E16
E17

RLV6+
RLV6RLV5+
RLV5RLV4+
RLV4RLV3+
RLV3RLV2+
RLV2RLV1+
RLV1RLV0+
RLV0RLV7+
RLV7-

F14
F15

RCK+
RCK-

100n
RES 2H53

60R

7H00
H5PS5162FFR-S6C

VDD

TODT
TCKE
TWE#
TCS#
TRAS#
TCAS#

K9
K2
K3
L8
K7
L7

TBA0
TBA1

L2
L3

TA0
TA1
TA2
TA3
TA4
TA5
TA6
TA7
TA8
TA9
TA10
TA11
TA12

M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2

TCK
TCK#

J8
K8

CK

TLDQS
TLDQS#

F7
E8

LDQS

TUDQS
TUDQS#

B7
A8

UDQS

ODT
CKE
WE
CS
RAS
CAS

10u

LCK+
LCK-

60R

2H51

M14
M15

DDR2VDD
5H06

VDDQ

SDRAM
NC

0
BA
1
0
1
2
3
4
5
6 A
7
8
9
10
11
12

DQ

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

UDM
LDM
VREF

VSS

A2
E2
L1
R3
R7
R8
G8
G2
H7
H3
H1
H9
F1
F9
C8
C2
D7
D3
D1
D9
B1
B9

TDQ0
TDQ1
TDQ2
TDQ3
TDQ4
TDQ5
TDQ6
TDQ7
TDQ8
TDQ9
TDQ10
TDQ11
TDQ12
TDQ13
TDQ14
TDQ15

B3
F3

DDR2VDD

VSSQ

3H20

FH34

J2

100R

FH35

LS

3H09

A1

F1
STH
F2

H15
H14

GCK

OSCOUT

RESPI

U15
U14

VCC1V8

100n
3H19

J17

2K4

DDR2VDD

5H05

100n
2H48

3H05

FH00

VCC1V8

RES 2H47

ASIC_CS11

LLV6+
LLV6LLV5+
LLV5LLV4+
LLV4LLV3+
LLV3LLV2+
LLV2LLV1+
LLV1LLV0+
LLV0LLV7+
LLV7-

A9
C1
C3
C7
C9
E9
G1
G3
G7
G9

ASIC_CS9

F16
F17
G14
G15
G16
G17
H16
H17
K14
K15
K16
K17
L14
L15
L16
L17

100R

A7
B2
B8
D2
D8
E7
F2
F8
H2
H8

ASIC_CS7

0P
0N
1P
1N
2P
2N
3P
3N
RLV
4P
4N
5P
5N
6P
6N
7P
7N

J1

ASIC_CS5

1
2
3
4
5
6
CS
7
8
9
10
11
12

VDDL

ASIC_CS3

OSCIN

LCD

M16
M17
N16
N17
P16
P17
R14
R15
R16
R17
T14
T15

ASIC_CS1

100n

60R
7H01-3
VPP1501BFG

7H01-1
VPP1501BFG

50Hz_60Hz

REV

REV

RES 1R0
RES 1R0

4H05

RESET

4
Q

150K

VCC_3V3
4H04

RDIO1
RDIO2

RESET

7H05
74LVC1G86GW
2

7H03
74LVC1G74DC
7
S
1
C1
2
1D
6
R

RESET

LDIO1
LDIO2

SCL-TCON
SDA-TCON

100n
2H26

2H25

100n

100n
2H13

100n
2H10

100n
2H09

100n
2H08

100n
2H07

100n
2H06

100n
2H05

100n
2H04

100n
2H03

100n
2H02

3H02

1M0

VSSDL

VSS

VGH_35V

J7

VDD33IO

60R

7H02-1
74LVC2G04
1

DRAM
0
1
2
3
4
5
6 A
7
8
9
10
11
12

2H50

VSS

2K2

10u

VSS
VDD33LVML

VCC_3V3
VCC_3V3

RES 3H22

P4
R2
P3
T1
R4
T2
R3
U1
T4
U2
R1
T3
U3

A1
E1
J9
M9
R1

C6
R6
R9
R12

VSS

3H21
33R

GSP2

100R

10u
10u

VDD3V3IO

C8
C11
C13
E15
J15
N15
R13

VDD18PLL

GSP1

TA0
TA1
TA2
TA3
TA4
TA5
TA6
TA7
TA8
TA9
TA10
TA11
TA12

A3
E3
J3
N1
P9

VSS

560R

2H52

VDD18

VSS

OSCOUT

100R

VDD18

VSS

FH40

7H01-4
VPP1501BFG

3H01

100n

VDD18

VSS

DDR2VDD

FH39

OSCIN

3H03

VDD18

VSS

VDD1V8PLL

FH38

3H18

VDD3V3LVRS
5H02
2H45

VDD18

VSS

4
3

27M

3H08

VCC_3V3

2H46

VDD18

1H00
DSX321G
2 NC
1

100R

C7
C10
C12
G3

60R

5H03

VSS

VDD1V8PLL

5H01

60R

VDD18

3H17

10u
10u

2H44

2H43

60R

VSS

2H42

5H00

VDD18

C3
C4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
E2
E4
E5
E8
E9
E12
E13
E14
F6
F7
F10
F11
G4
G6
G7
G10
G11
H5
H8
H9
H12
H13
J1
J2
J4
J5
J8
J9
J12
J13
J14
J16
K6
K7
K10
K11
L4
L6
L7
L10
L11
M5
M8
M9
M12
M13
N4
N5
N8
N9
N12
N13
N14
P5
P6
P8
P9
P10
P11
P12
P13
P14
U4

16K

VCC1V8

POWER

3H04

C5
C9
D15
E3
E6
E7
E10
E11
F5
F8
F9
F12
F13
G5
G8
G9
G12
G13
H6
H7
H10
H11
J3
J6
J7
J10
J11
K5
K8
K9
K12
K13
L3
L5
L8
L9
L12
L13
M6
M7
M10
M11
N3
N6
N7
N10
N11
P15
R5
R8
R11

2H01

7H01-5
VPP1501BFG
VDD1V8

FH37

100n
2H38

VDD3V3IO

VDD3V3LVRS

FH36

B13
A13
B12
A12
B11
A11
B9
A9
B8
A8

PX1A+
PX1APX1B+
PX1BPX1C+
PX1CPX1D+
PX1DPX1E+
PX1E-

B10
A10

PX1CLK+
PX1CLK1

PCB SB
THRILLER BRZ TCON

2010-06-29

3139 123 6507


19130_033_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 61

TCON DC/DC

TCON DC/DC

2u2

10u
2J09

RES
2J08

10u
RES 2J10

VLS_15V6

RES

FJ01

10n

39K

SS34
RES
2J06

6u8

T01C

8
7
6
5

RES 7J02
FDS9435A
8
3
7
2
6
5
1

FJ00

RES
3J02

6J06

10u

5J06

4J01-1
4J01-2
4J01-3
4J01-4

47u 25V
2J07

1
2
3
4

VLS_15V6_B

2J03

2K2

10u
2J02

100n
3J00

2J00

2u2
2J01

2J49

8
7
6
5

7J01
FDS9435A
8
7
3
6
2
5
1

47u 25V

10u

RES 2J47

2u2

2J44

+VDISP

4J00-1
4J00-2
4J00-3
4J00-4

10u
2J05

1
2
3
4

2J04

RES
RES
RES
RES

+VDISP

2u2

T01C

FJ59
FJ57

10K

RES
3J05

1n0

39K

VLS_15V6

VCC_3V3

1n0

RES
2J12

3K3

VGL_-6V

VGL_-6V
100n

2K2
RES 2J50

3J27

2K2
RES 3J29

2J41

16V 22u

2J23

7J03
KTB1124-C 3

2u2

2K2
2J22

FJ10
FJ05

RES
2J24

VCC1V8

3J14

SGND1

SGND1

DISPLAY INTERFACING - VDISP

SGND1

RES 1J00

VIA
VIA

VIA

VIA

53
52
51
50

RES

RES

RES 5J07

3.0A 32V

FJ55

RES 1J01

+VDISP

+VDISP-INT
RES 2J42

120p

RES

2J27

2K2

RES

3J16

46
47
48
49

VIA

FOR DEBUG ONLY


3J28
2K2

4J04-1
4J04-2
4J04-3
4J04-4

6J07
LTST-C190KGKT

8
7
6
5

2K2

RES
3J20

2K2

RES
3J19

100n

RES
2J28

27K

SGND1

3.0A 32V

30R

1
2
3
4

SGND1

3J17

30R
RES 5J08

10u

42
43
44
45

2J43

7J00-2
ISL97653AIRZ

22u

RES 3J13

FJ14

57
56
55
54

+VDISP

FJ11

SGND1

4u5

1u0

2u2

31

SGND1

cK00

VLS_15V6_B

4J03

SGND1

VCC_3V3

0.5%

41

32
33
5
6
14

TEMP

10K
13K

6J01
RB550EA
1
2
3

240K

VCC_3V3

22u
RES
2J39

AGND

SUPN

37

12

47u

47u
RES
2J52

RES
2J51
SGND1

PGND

3J11
3J12

40
39

1u0

FJ13

1n0
2J38

GND_HS

LDO-CTL
LDO-FB

SGND1

5J00

2J35

1n0

CM2

220n

20K

2J34

2J40
3J26

3J24

4n7

820p

RES
2J36

2J21

VL

RES 2J33

12K

2
3
4
8

SGND1

39K

3J25

4u7

CB
1
LXL
2
FBL

220n

RES
2J37

2J20

CTL
CDEL

2J32
3J10

SS24

24
25

SGND1

10
11
13

6J05

220n

VLS_15V6
2K2
RES 2J16 100n

23
22

120p

2J19

VREF
FBN
NOUT

P
C2
N

RES
3J09

FJ03

22u 16V

3J08 2K2 RES

DRN
COM

P
C1
N

SGND1
2K2

21
20

2J26

17
18

RES 3J06

28

2u2

100n

POUT
FBP

2J25

FJ04

100n

2J18

15
16

RSET

EN
PROT

2K2

FJ60

HVS

3J15

26
36

34
35
29

24K
0.5%

27

SGND1

2J17

1
2
FBB

COMP

10n

10K 1%

4n7

FJ56

30

SGND1

38
1

PVIN
LX

3J07

3J04

SGND1
SUPP

2J15

4u7

2J13

2u2

2J14

FJ02

7J00-1
ISL97653AIRZ

GSLOP

RES
2J11

3J03

FJ58

100K

3J01

100p

8
7
6
5

RES
3J23
SGND1

10K

3J22

RES
6J00
FJ09

4J05

VGH_35V

3K6

RES
3J21

100n

4u7
RES
2J31

1
RES

PMEG1030EJ

RES 7J04
2SB1767
2
3

FJ07

4J02-1
4J02-2
4J02-3
4J02-4

2K2

2J29

1
2
3
4

2J30

6J02
RB550EA
1
2
3

750K

3J18

FJ06

RES
7J05
2N7002
2

1
GSLOP

PCB SB
THRILLER BRZ TCON

2010-06-29

3139 123 6507


19130_034_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 62

P Gamma & Vcom & NVM

P Gamma & Vcom & NVM

VREF_15V2

VLS_15V6

VLS_15V6

VCC_3V3

T01D
VLS_15V6

VLS_15V6

ASIC OPTIONS

INN8
OUT9

BANKSEL

VL0

RES 4K17
RES 4K18
4K04
RES 4K19

FK19
FK20

RES 4K20
RES 4K21
4K05

FK22
FK23
FK24

10K

RES
3K45

10K

RES
3K44

10K

6K8

RES
3K60

10K
RES 2K26

1n0
3K50

10K
RES 2K25

1n0
3K51

1 0K
RES 2K24

1n0

MSS1P4

ADR

6K8

6K8
3K54

3K53

2K2
FK37
FK54

3K55

2K0

ROM_SCL

FK55

3K56

2K0

ROM_SDA

WP_TCON

SDA

7
6

FK53

2K2

3K34

8
10R

1
100n

DEBUG ONLY
RES
1KQA
1
2
3
4
5
6
7
8
9

7K02
PBSS5330X

WP_TCON
RESET
VCC

10 11

NC
NC
NC

VCC_3V3

502382-0970

10K

560R 5%

RES
3K35

7
2

10R
3K13-1
100n
2K17

6
3

10R
3K13-2
100n
2K16

3K13-4
4
2K14

10R
3K13-3

CS_L

100n
2K15

68p
5K1 0.5%

WC
SCL

VL191

3K16
5R6
0.5%

0
1
2

100R

cK01
2K18
3K17

5R6
0.5%

VL31
VL159
VL127

3K62

8
7
6
5
4K06-1
4K06-2
4K06-3
4K06-4

1
2
3

FK52

1
2
3
4
3K14
3K15

VL127
VL63
VL247
VL95

3K52

8
10R
100n

100n
2K13

33

6
20
2K19

10u
100n

)
(8K 8)
EEPROM

FK36

FK51

OUTCOM

FK35

2K28

7K04
M24C64-WDW6

+VDISP

7K01
PBSS4540X

2K21

VL127
VL95
VL31
VL63

GND_HS

FK08

VCC

100n

INNCOM

2K20

FK18

6K00

RES 4K14
RES 4K15
RES 4K16
4K03

10R
3K12-1

INNCOM

FK57

OUTCOM

26

INNCOM

FK56

10R
3K12-2

OUTCOM

25

FK07

22u 16V

SSB-TCON EEPROM
VCC_3V3

VIA

VCOM

SELLVDS
R_L
U_D

100n

100n
2K09

FK47

24

OUT12

VCOM BUFFER

50Hz_60Hz

23

OUT11

GND

3K49

8
10R

10R
3K11-1

7
2

10R
3K11-2
100n
2K08

100n
2K07

2K06

22

2K10

10K

3K10

OUT10
34
35
36
37
38
39
40
41

19

VH127
VH95
VH31
VH63
VH0

V_THERM

VH127
VH63
VH247
VH95

FK14
FK15
FK16
FK46

14

RES 4K11
RES 4K12
RES 4K13
4K02

18
17

100n
2K12

10K

RES
3K08

NC

FK06

SET_COMP
OUT8

31

30

FK44

FK38
FK27
FK28
FK29

15

INN7

10R
3K12-3

NC

16

OUT7

VCC_3V3

FK42

SDA-TCON
SCL-TCON

11

INN6
SCL
SDA

10

OUT6

3K12-4

13
12

3K11-4

10R
3K11-3

OUT5

3K3 5%
FK04
FK05

RES 4K08
RES 4K09
4K01
RES 4K10

REFIN

SET

VH127
VH31
VH159

100n
2K11

28

FK11

4K00
RES 4K22
RES 4K07

INN5
3K06

VH191

2K2

32

VH255

FK40

OUT4

REFIN_INN

FK10

10K
RES 2K30

INPCOM|DVR_OUT
OUT3

3K61

OUT2

6K8
3K41

3K40
OUT1

RES
3K46

5K1 0.5%

10u

2K05

3K05

21

AVDD
VSD

RES
3K07

10K 0.5%

27

7K00
ISL24837IRZ-T13
29

SCL-TCON
SDA-TCON

2K2 5%

100n

2K04

100n

2K03

100n

2K02

3K03

18K 5%

FK03

3K04

100K 0.5%
6K2 0.5%

1u0

3K00
3K01

FK02

FK01

3K02

RES
1KQB

32"
5K1
JUMPER
JUMPER
JUMPER
JUMPER

40"
10K
JUMPER
JUMPER
JUMPER
JUMPER
-

SDA-TCON
SCL-TCON
FK33
5

BYPASS_MODE

502382-0470
10K

ITEM NO.
3K45
3K51
4K01
4K02
4K03
4K04
4K09
4K13
4K16
4K18

1
2
3
4

RES
3K36

1u0

2K01

2K00

22K 5%

VCC_3V3
FK00

1n0

T01D

PCB SB
THRILLER BRZ TCON

2010-06-29

3139 123 6507


19130_035_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 63

MPD

T01E

MPD

T01E
+VDISP
FL14
2
FL16

4L00-2
RES

4L00-1

FL00

4L01-4

FL02

CS3

FL03

CS4

FL04

CS5

NC
NC

18

FL05

CS6

FL06

CS7

FL07

CS8

NC

1
2
3
IN 4
5
6
7

OUT1
OUT2
OUT3
OUT4
OUT5
OUT6

REFH
REFL
+
+
INB
INA

OUT7
OUTA
OUTB
NC

VIA

GND_HS

4L02-4

33

RES
5

FL08

CS9

FL09

CS10

FL10

CS11

100n

10K 0.5%

3L13

22u 16V
10
11
13
14
15
16

CS_L

34
35
36
37
38
39
40
41
42

GND
12

4L01-1

ASIC_CS1
ASIC_CS3
ASIC_CS5
ASIC_CS7
ASIC_CS9
ASIC_CS11

32
31
30
29
27
26
25

100n

1
2
3
4
5
6
7
8
19
20
21
22
23
24

RES
1

FL12

7L00
ISL24016IRTZ

2L13

CS1
CS2
CS3
CS4
CS5
CS6
CS7
CS8
CS9
CS10
CS11
CS12

RES
4L01-2

62K

CS2

17
2

FL13

3L12

FL01

RES
3

4L02-3

RES
2

4L02-2

FOR 32" / 40"

RES
4L02-1

FL11

CS12

10R

ITEM NO.
3L12
3L13
3L14

100n

4 3L02-4 5

6
10R

100n
2L11

10R
3L02-3

2 3L02-2 7

3
100n
2L10

8
10R

100n
2L09

3L02-1
1
2L08

5
10R
100n

10R
3L01-4
100n
2L07

3L01-3
3

7
2

10R

100n
2L06

10R
3L01-2

3L01-1
1
2L04

100n
2L05

5
10R
100n

10R
3L00-4
4
100n
2L03

3 3L00-3 6

7
2

10R
3L00-2

10R

100n
2L02

3L00-1

RES

100n
2L01

2L00

VCOM

4L01-3

33R 0.5%

AVDD

RES
3

33R 0.5%

CS1

RES
4

3L15

1n0

4L00-3
RES

7L01
NJM2125F
4

3L16

2L12

4L00-4
RES

28

100n
2L15

2L14

FL15

1R0

3L17

+VDISP

82K 0.5%
2L16

VREF_15V2

3L14

7L02
2SC5886A
3

32"
47K
2K2
56K

40"
68K
2K
82K

PCB SB
THRILLER BRZ TCON

2010-06-29

3139 123 6507


19130_036_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 64

Mini LVDS

Mini LVDS

T01F
FM98
81

1KA1
82

1KA2

GSP2
GSP1
REV
LS

RES 3M15
3M16

4M00-1
4M00-2
4M00-3
4M00-4
4M04-4
4M04-1
4M04-2
4M04-3

8
7
6
5
5
8
7
6

FM30
FM31
FM32
FM33
FM34
FM35
FM36

VCC_3V3

68R
68R

FM38
4M11

FM40

RLV5+
RLV5RLV4+
RLV4RLV3+
RLV3-

FM41
FM42
FM43
FM44
FM45
FM46

RCK+
RCK-

FM47
FM48

RLV2+
RLV2RLV1+
RLV1RLV0+
RLV0-

FM49
FM50
FM51
FM52
FM53
FM54
VLS_15V6

VL0
VL31
VL63
VL95
VL127
VL159
VL191
VL247

10u

20R

3M18

FM65

FM68

VGL_-6V
VGH_35V
FM69
FM70
FM71
FM72

FM73
FM74
FM75
FM76
FM77
FM78

LCK+
LCK-

FM79
FM80

LLV2+
LLV2LLV1+
LLV1LLV0+
LLV0-

FM81
FM82
FM83
FM84
FM85
FM86

GSP2
GSP1
REV
LS

RES 3M13
3M14

VCC_3V3

68R
68R

FM87
1 4M08-1

FM89

LDIO2
R_L
LDIO1

2 4M08-2
3 4M08-3
4 4M08-4

7
6
5

FM90
FM91
FM92

LLV6+
LLV6-

RES 1 4M13-1
RES 2 4M13-2

8
7

FM93
FM94

LLV7+
LLV7-

RES 3 4M13-3
RES 4 4M13-4

6
5

FM95
FM96

VLS_15V6
VL0
VL31
VL63
VL95
VL127
VL159
VL191
VL247

20R

RDIO2
R_L
RDIO1

1
2
3
4
4
1
2
3

VGL_-6V
VGH_35V

68R
68R
68R
68R

3M17

RES
RES
RES
RES

RLV7+
RLV7RLV6+
RLV6-

68R
68R
68R
68R

3M00
3M01
3M03
3M08

GSP2
GSP1
GCK
GOE
U_D
CS1
CS2
CS3
CS4
CS5
CS6
CS7
CS8
CS9
CS10
CS11
CS12
VCOM
VH255
VH247
VH191
VH159
VH127
VH95
VH63
VH31
VH0
LLV5+
LLV5LLV4+
LLV4LLV3+
LLV3-

10u

3M02
3M07
3M09
3M10

GSP2
GSP1
GCK
GOE
U_D_INV
CS1
CS2
CS3
CS4
CS5
CS6
CS7
CS8
CS9
CS10
CS11
CS12
VCOM
VH255
VH247
VH191
VH159
VH127
VH95
VH63
VH31
VH0

81
82
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
RES
36
2M02
35
34
100n
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
501559-8093

RES 2M03

FM00
FM01
FM02
FM03
FM04
FM05
FM06
FM97

RES 2M04

T01F

80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1

RES
2M01
100n

501559-8093

FM67

PCB SB
THRILLER BRZ TCON

2010-06-29

3139 123 6507


19130_037_110427.eps
110427

2011-Apr-29

Circuit Diagrams and PWB Layouts

L11M1.1L LA

10.

EN 65

10-10 313912365071 TCON Layout


Overview top/bottom side

FM83

FM81

FM79

FM77

FM84

FM82

FM80

FM78

FM75

FM51

FM49

FM47

FM45

FM43

FM52

FM50

FM48

FM46

FM44

FM36

FM53

FM73

FM41

FM32

FM30

FM33

FM31

FM35
FM68

FM34

FM00

FM03

FK16

FK11

FK40
FK42

FK46

FM90

FM06

3M10

FM92

FM05
FM04

FM42

FM54
FM65

FK44
FK15

FM67

FK14

FM98

3M18

FM74

CK00

3J04 3J03 2J15

2J23

3J06

2J19

3J08

2J16

3J19
3J09

2J28

2J12 2J11 3J07

FL04

2J10

FJ14
3M15

3M16

3H04

3L01

3K45

3K51

4K20
4K03

2K25

FK02

FK01

FK06

FL16

7L01
FL13

2L15

3L15
3L16
3L17

2L09
3L02

2H45

2H26

FK57

2L07
2L06
2L05
2L04
2L03
2L02
2L01
2L00

FL14

FK00

5H02

FH39

FK20

FL15

3L13
FH37

4K16

FK24

FK47

FL12

3L00

2H28

2H29

2H04
2H05

2H06

2H44

5H00

2H43

5H03

2H46

5H06

5H04

5H05

2H51

FK56
FJ13

FK22

FK18

FK23

FK27

7L00

FH36

3K35

FK33

2H01

2H30

2H31

2H38

FH38

2H35

3K44

FK07

FK28

4K15

2L14

4H04

2L10
2L11

2H32

2H37

2H13

3H00
2H33

2H25

2H39

FK04

FK05

2H02

2H07

2H10

2H36

3H20

3H19

FH34

5H01

1X02

FK53

2H03

2H08

2H53

2H50

2H09

2H48
FK36

3K49
2H27

2L16 3L14

2K24

FK35

1KQB

FK19

FK51

2L13
3L12

3H03
2L12

FH01

2H52

7K04

6K00
2K28

FK08

4K14

FK03

7L02

FJ56

FJ05
FJ10
FJ55
FN29
FJ11

2N01 2J49

FJ01
FN31
FJ59

FJ09

FJ58
FN24

FN23
FN19

FJ60

FN13

FN09

FN33

2J06

3H27

FM72

3K52

7J02

3M03

2H42

3H06

1J01
1J00 2J43

2H40

FM40

3M08

FM71

FH00

FK37

FH40

5J07

1H00

4M11
3M01
FK52

2H47

3K41

FM02

FM38

FM01

FK54

3K36
2H41

3H09

FH06

FH02

3M00
FM70

FK55

5J08
3H01

3H10

3H08

3H02

3H12

3H07

FH05

FH03

FM69
FK29

3K40

3J28

3H25

3H26

FH35

2H34

6J07

3H28

FK38

3K56

4J04

2J03

3H16

3H11

2J07
2J09

3J05 3J02

3J20

3J18

3H15

3H17

2N03

7J01

2J08

3H13

3H18

2N02

2J13

5J06

3H14

FJ06
FJ00

2J47

4J01

3J14

7J00

4J00

2J22

3J12

6J06

2J01

3J11

2J34
2J17
2J18

3K62

7H00

2J24

2J25

7J03

2J35 2J00

2J31 2J14
3J17 2J29

2J44

2J21

2J20 2J37 3J24

3J25 2J36

2J51

2J52
2J33

5J00

4J05
2J02
3J01 3J00

2J30

2J32

4L02

3H05

4K11

4K12

4K09

4K13

4K10

4K02
4K22

4K00

4K08

4K01

3K05

6J02

3J13 4J03

3J26 3J10

6J01

2J38

7H01

6J05

4K07

2K06

2K07

2K05

2J05
2J04

3K07

4L01
4L00

3K02

3K12

3K01
3K00

2K01
2K09

2K08

2J40

2J27 2J26

3J23 6J00
3J21

2J41

3J27

2K03

3K11

2J39

3J16 3J15

4J02

2J50
3J29

7J05

2K12

2K11

2K13

3J22

7J04

2K10

2J42

7K00

2K02

2K00

1X01

4K04

4K21
3K10

FL05

FL11

FM97

3K50

3K60

3K54

4K17
4K05
3K08

3K06

FL03

FL02

FL01

FL00

2M04

FL08

3K03
3K04

FL10

FL09

2L08

7H02
3H22

3H23

3H21

2K26

3K46

2K30

4K19

cK01

1KQA

4K18

3K55
3K53

3K17

7H05

7H03
3K34

3K13

7H04
2H54

2K14

2K04

2K17

4K06

2K20

3K61

FM87

4H05

2K16

FL07

FL06

FK10

2K15

7K01

3K16

2K18

2K21

2K19

3K15 3K14

7K02

2M03

FH04

4M08 4M13

2M02

3M13

FM89
3M14

2M01

FM91

4M00 4M04

3M09

FM86

3M07

FM85

FM94

3M02

1KA1

FM93

FM96

FM76

3M17

1KA2

FM95

FN25

FN21

FN17

FN15

FN11

FN27

FJ57

FN07
FN05

FJ03
FN01

1N01

FJ02
FN28

FN06
FN14

FN20

FN26
FN22

FN18

FN16

FN32

FN10
FN12

FJ04
FN08

FJ07

TCON THRILLER

2011-04-28

3139 123 6506


19130_042_110428.eps
110428

2011-Apr-29

Styling Sheets

L11M1.1L LA

11.

EN 66

11. Styling Sheets


Styling Sheet Thriller 32"

THRILLER 32"

1150
0021

5213

0024

0154
0012

1005

0260

Pos No.

1114

1112
1004
0004

0004
0012
0021
0024
0154
0260
1004
1005
1112
1114
1150
5213
8191
8G51
1085

Description
Front Cabinet
Back Cover
Side IO Bracket
Bottom IO Bracket
Speaker Bracket
Stand
Display panel
Power Supply Unit
IR/LED
Keyboard +
Board SSB
Loudspeaker box
Mainscord 1.8m
Cable LVDS FFC
Remote Control

Remarks

Not Displayed
Not Displayed
Not Displayed
19130_039_110428.eps
110428

2011-Apr-29

Styling Sheets

L11M1.1L LA

11.

EN 67

Styling Sheet Thriller 40"

THRILLER 40"

1157

5213

1150
0021

0024
0012
0154

1005
0260

Pos No.

1114

1112
1004

0004

0004
0012
0021
0024
0154
0260
1004
1005
1112
1114
1150
1157
5213
8191
8G50
8KA1
8KA2
1085

Description
Front Cabinet
Back Cover
Side IO Bracket
Bottom IO Bracket
Speaker Bracket
Stand
Display panel
Power Supply Unit
IR/LED
Keyboard +
Board SSB
TCON module
Loudspeaker box
Mainscord 1.8m
Cable LVDS FFC
Cable LVDS FFC
Cable LVDS FFC
Remote Control

Remarks

Not Displayed
Not Displayed
Not Displayed
Not Displayed
Not Displayed
19130_046_110429.eps
110429

2011-Apr-29

Potrebbero piacerti anche