Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
203
http://biz.yahoo.com/prnews/041027/sfw068_1.html
204
as a basis to build the state space, and that puts a tremendous size limitation on the number of
state elements that could be handled. As the technology matured, Ordered, Reduced Ordered
BDDs are being used, which helps in the handling of larger designs.
The types of assertion failures that a user can expect from formal verification generally do not run
for many clock cycles. However, that issue is debatable as there are vendors that claim support of
assertions verified over very long number of clock cycles. If a formal tool does not support a
failure trace for thousands of clock cycles, then such failures are better debugged with simulationbased techniques. Another verification approach would be to split such long assertions into
multiple small assertions.
Note: Depending on the design, formal tools often return the shortest possible failure trace. Thus,
instead of returning a failure track of 1000 clock cycles, which can be very difficult to follow, the
tools return the shortest trace. An assertion that requires a large number of clock cycles to fail
can be troublesome for a bounded engine. However, formal verification tools (this is very design
and vendor dependent) were successful in generating several failure traces over 1000 clock
cycles.
7.2
This section correlates SystemVerilog Assertions with the FV process, and addresses the
similarities and differences between the application of SystemVerilog Assertions in Dynamic
ABV and FV. It also presents some practical applications of SystemVerilog Assertions + FV as a
combined methodology to tackle some of the niche areas of verification and design in general.
6 http://www.cl.cam.ac.uk/users/jrh/papers/fparith.pdf
A machine-checked theory of Floating point arithmetic, John Harrison, Intel Corporation
7