REFERENCES

[1] Mamta P. Daf; Bharati B. Sayankar; Performance and Evaluation of Loopback

Virtual Channel Router with Heterogeneous Router for On Chip Network, Fourth
International Conference on Communication Systems and Network Technologies,
2014.
[2] Seitanidis, I; Psarras, A; Dimitrakopoulos, G.; Nicopoulos, C., "ElastiStore: An
elastic buffer architecture for Network-on-Chip routers," Design, Automation and
Test in Europe Conference and Exhibition (DATE), March 2014.
[3] Young Jin Yoon; Concer, N.; Petracca, M.; Carloni, L.P., "Virtual Channels and
Multiple Physical Networks: Two Alternatives to Improve NoC
Performance," Computer-Aided Design of Integrated Circuits and Systems, IEEE
Transactions on, 2013.
[4] Kwa, J.; Aamodt, T.M., "Small virtual channel routers on FPGAs through block
RAM sharing," Field-Programmable Technology (FPT), 2012 International
Conference on.
[5] Latif, K.; Seceleanu, T.; Tenhunen, H., "Power and Area Efficient Design of
Network-on-Chip Router through Utilization of Idle Buffers," Engineering of
Computer Based Systems (ECBS), 2010 17th IEEE International Conference and
Workshops on.
[6] Feiyang Liu; Huaxi Gu; Yintang Yang, "Performance study of virtual-channel
router for Network-on-Chip," Computer Design and Applications (ICCDA), 2010
International Conference on.
[7] Nicopoulos, C.A; Dongkook Park; Jongman Kim; Vijaykrishnan, N.; Yousif,
M.S.; Das, C.R., "ViChaR: A Dynamic Virtual Channel Regulator for Network-
on-Chip Routers," Microarchitecture, 2006. MICRO-39. 39th Annual IEEE/ACM
International Symposium on, 2006.
[8] Mullins, R.; West, A; Moore, S., "The design and implementation of a low-
latency on-chip network," Design Automation, 2006. Asia and South Pacific
Conference on, 2006.
[9] Kavaldjiev, N.; Smit, G. J M; Jansen, P.G., "A virtual channel router for on-chip
networks," SOC Conference, 2004. Proceedings. IEEE International, 2004.
[10] Yahia Salah, Med Lassaad Kaddachi, Rached Tourki, FPGA Hardware
Implementation and Evaluation of a Micro-Network Architecture for Multi-Core
Systems, World Academy of Science, Engineering and Technology International
Journal of Electrical, Robotics, Electronics and Communications Engineering,
2013.
[11] Ms. P.B. Domkondwar. Router Architecture for Network on Chip Using FPGA,
International Journal of Scientific & Engineering Research, May-2012.
[12] Omprakash Ghorse, Nitin Meena, Shweta Singh, Review On Different Types Of
Router Architecture And Flow Control, International Journal of Engineering
Trends and Technology (IJETT) 2013.