Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
B=C, then
a. A
C=C
b. A
C=B
c. A
C=B
2
d. B
C=AB
v. Simplified form of
ab+ac + bc +bcd + d+de is
a. ab+ac + d+e
b. ab+ bc + d+e
c.
ab+ac + bc + d+ e
d. It cannot be simplified
vi. Suppose a BCD-to-7 segment decoder has 0100 on its inputs. The active outputs are
a. a, c, f, g
b. b, c, f, g
c. b, c ,e, f
d. d, b, f, g
vii. The 7483 IC is a 4-bit full adder. To expand this device to a 8-bit adder you must-
a. Use two adders with no interconnection.
b. Use two adders and connect the sum outputs of one to the bit inputs of the other.
c. User four adders with no interconnection.
d. Use two adders with the carry output of one connected to the carry input of the other.
viii. What does the following circuit do?
a. BCD to Binary
b. BCD to Gray code
c. BCD to Excess-3
d. BCD to Excess-12
ix. What will be the output of a 4 to 2 priority encoder if the given input is 0000.
a. Zero
b. Floating
A
2
A
1
A
3
A
4
B
2
B
1
B
3
B
4
1
0
C
in
C
out
S
2
S
1
S
3
S
4
BCD
input
Output
????
(MSB)
7483
3
c. Unknown
d. Tristate
x. How many clock cycle/ cycles does a master slave JK Flip-flop require to operate?
a) 1
b) 2
c) 3
d) 4
3. Answer the following Short Questions 5x6=30
a. Using two 3 to 8 decoders and basic gates as required, design a circuit that takes as input a number between
0-15 and produces as output 1 if the input is a prime number and 0 otherwise. (The outputs of the decoders
are active low)
b. Design a 3 input NOR gate using only one 4x1 Mux.
4
c. Design an arithmetic unit which takes two 4-bit numbers A &B and performs the following functions based
on the values of S
1
and S
0
.
S
1
S
0
Output function
0 0 A+B'
0 1 A+B
1 0 A+B'+1
1 1 A+B+1
Here + means addition operation. Use only one 7483 IC (4-bit adder) and XOR gates.
5
d. Construct a J K flip-flop using D flip-flop, a 2-to-1-line multiplexer and an inverter.
6
e. Assume a system gets series of numbers as input. If an odd number comes after an even number, then output
indicates 1 and vice versa. Otherwise, the output will be 0 (i.e. odd after odd and even after even). Design a
circuit that will fulfill the above requirement.