Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Chapter 6
Electrical Characteristic of MOSFETs
Introduction to VLSI Circuits and Systems
=
DS
I
2
) (
2
Tn GSn
n
Dn
V V I =
=
L
W
n n
'
ox n n
C = '
ox
ox
ox
t
C
=
ox
ox n
n
t
= '
(6.20)
(6.21)
(6.22)
(6.23)
(6.24)
(saturation current)
(
n
: device transconductance
parameter)
(A/ V
2
)
(k
n
: process transconductance
parameter)
Introduction to VLSI Circuits and Systems, NCUT 2007
nMOSI V Characteristics (2/ 2)
According Figure 6.13 (Model II, V
GSn
>V
Tn
)
Figure 6.13 I - V characteristics
as a function of V
DSn
[ ]
2
) ( 2
2
DSn DSn Tn GSn
n
Dn
V V V V I =
0 =
DSn
Dn
V
I
[ ] 0 2 ) ( 2 ) ( 2
2
= =
2
2
sat
n
Dn
V I
=
(6.29)
(6.30)
(6.31)
(6.32)
(6.33)
(6.34)
(6.35)
(saturation current)
(active region current)
Figure 6.14 nFET family
of curves
(saturation voltage)
Where (V
-1
) is channel length modulation parameter
Introduction to VLSI Circuits and Systems, NCUT 2007
Body-bias Effect
Body-bias effects: occur when a voltage V
SBn
exists
between the source and bulk terminals
Figure 6.15 Bulk electrode and
body-bias voltage
) 2 2 (
0 F SBn F n T Tn
V V V + + =
0 0
|
=
=
SBn
V Tn n T
V V
ox
a Si
C
N q
2
=
(6.45)
(6.46)
(6.47)
Where is the body-bias coefficient with units of V
1/ 2
,
and is the bulk Fermi potential term1
F
2
(zero body-bias threshold voltage)
Where q = 1.6 10
-19
C,
Si
= 11.8
0
is the permittivity
of silicon, and Na si the acceptor doping in the p-type
substrate
Introduction to VLSI Circuits and Systems, NCUT 2007
Outline
MOS Physics
nFET Current-Voltage Equations
The FET RC Model
pFET Characteristic
Modeling of Small MOSFETs
Introduction to VLSI Circuits and Systems, NCUT 2007
Non-linear and Linear
The difference between analysis and design
Since non-linear I-V characteristics issue
Analysis deals with studying a new network
from the design, and designers are true problem
solvers
Two approaches to dealing with the problem
of messy transistor equations
Let circuit specialists deal with the issues
introduced by the non-linear devices
Create a simplifies linear model since VLSI
design is based on logic and digital architectures
Figure 6.19 RC model of an nFET
(a) nFET symbol
(b) Linear model for nFET
Introduction to VLSI Circuits and Systems, NCUT 2007
Drain-Source FET Resistance
Figure 6.20 Determining
the nFET resistance
In practical, FET are inherently non-linear
Dn
DSn
n
I
V
R =
DSn Tn GSn n Dn
V V V I ) (
) (
1
Tn GSn n
n
V V
R
] ) ( 2 [
2
DSn Tn GSn n
n
V V V
R
=
n
n
R
1
n
n n
L
W
= '
) (
Tn DD n
n
V V
R
=
) (
1
Tn DD n
n
V V
R
(6.64)
(6.65)
(6.66)
(6.67)
(6.68)
(6.69)
(6.70)
(6.71)
(drain-source resistance)
(at a point in Figure 6.20)
(at b point in Figure 6.20)
2
) (
2
Tn GSn n
DSn
n
V V
V
R
(6.72)
(at c point in Figure 6.20)
Introduction to VLSI Circuits and Systems, NCUT 2007
FET Capacitances
The maximum switching speed of a CMOS
circuit is determined by the capacitances
When we have C = C(V), the capacitance
is said to be non-linear
Figure 6.21 Gate capacitance in a FET
(a) Circuit perspective (b) Physical origin
G ox G
A C C =
' WL C C
ox G
=
GD G GS
C C C
2
1
Figure 6.22 Gate-source and
gate-drain capacitance
(6.76)
(6.77)
(6.78) (ideal model)
Introduction to VLSI Circuits and Systems, NCUT 2007
Junction Capacitance (1/ 2)
Semiconductor physics reveals that a pn junction
automatically exhibits capacitance due to the opposite
polarity charges involved is called junction or depletion
capacitance
Such that the total capacitance is (C
SB
and C
DB
)
Two complications in applying this formula to the nFET
First, this capacitance also varies with the voltage (C =C(V))
Second in next slide
Figure 6.23 Junction
capacitance in MOSFET
) (
0
F A C C
pn j
= (6.82)
Where A
pn
is the area of the junction in units
of cm
2
, and C
j
is determined by the process,
and varies with doping levels
Figure 6.24 Junction capacitance
variation with reverse voltage
j
m
o
R
V
C
C
+
=
1
0
=
2
ln
i
a d
o
n
N N
q
T
(6.83)
(6.84) (built-in potential)
Introduction to VLSI Circuits and Systems, NCUT 2007
Junction Capacitance (2/ 2)
Second, we need to consider in calculating the pn
junction capacitance is the geometry of the pnjunctions
Figure 6.25 Calculation of the
FET junction capacitance
(a) Top view
(b) Geometry
XW A
bot
=
XW C C
j bot
=
sw j j j sw
P x x X x W A = + = ) ( 2 ) ( 2
) ( 2 X W P
sw
+ =
farads P C C
sw jsw sw
=
cm F x C C
j j jsw
/ =
) (
o
L X X +
sw jsw bot j sw bot n
P C A C C C C + = + =
jsw j
m
osw
sw jsw
m
o
bot j
n
V
P C
V
A C
C
+
+
+
=
1 1
(6.85)
(6.86)
(6.87)
(6.88)
(6.89)
(6.90)
(6.91)
(6.92)
(6.93)
(1. bottom section)
(2. sidewall)
(sidewall capacitance per unit perimeter)
(sidewall perimeter)
(non-linear model)
(1 + 2)
(including the overlap section)
Introduction to VLSI Circuits and Systems, NCUT 2007
Construction of the Model
Parasitic resistance and capacitance of MOS
It is important to note that the resistance R
n
is
inversely proportional to the aspect ratio
(W/L)
n
, while the capacitances increase with
the channel width W
Figure 6.25 Calculation of the
FET junction capacitance
(b) Linear model
for nFET
Figure 6.26 Physical visualization
of FET capacitances
(a) nFET
SB GS S
C C C + =
DB GD D
C C C + =
(6.94)
Introduction to VLSI Circuits and Systems, NCUT 2007
Outline
MOS Physics
nFET Current-Voltage Equations
The FET RC Model
pFET Characteristic
Modeling of Small MOSFETs
Reference for Further Reading
Problems
Introduction to VLSI Circuits and Systems, NCUT 2007
pFET Characteristic (1/ 4)
nFET translates to pFET
Change all n-type regions to p-type regions
Change all p-type regions to n-type regions
Note, both the direction of the electric fields
and the polarities of the charges will be
opposite according equation (6.101)
n-well is tied to the positive power supply
Figure 6.29 Transforming an
nFET to a pFET
Figure 6.30 Structural detail of a pFET
(a) Side view (b) Top view
ox
ox
ox
t
C
= (6.101)
Introduction to VLSI Circuits and Systems, NCUT 2007
pFET Characteristic (2/ 4)
V
SGp
determines whether the gate is sufficiently
negative with respect to the source to create a layer
of holes under the gate oxide and thus establish a
positive hole charge density of Q
h
C/cm
2
Figure 6.31 Current and
voltages in a pFET
(a) Symbol
(b) Structure
) ( 0
Tp SGp h
V V for Q < =
) (
Tp SGp h
V V for exists Q >
ox
I
FBp Fp Fp d Si
ox
Tp
C
qD
V N q
C
V + = 2 ) 2 ( 2
1
=
i
d
Fp
n
N
q
kT
ln 2 2
(6.102)
(6.103)
(6.104)
Introduction to VLSI Circuits and Systems, NCUT 2007
pFET Characteristic (3/ 4)
Figure 6.33 Gate-controlled pFET
current-voltage characteristics
(b) Active bias
Figure 6.32 Conduction
modes of a pFET
(a) Cutoff
2
) (
2
Tp SGp
p
Dp
V V I =
p
p p
L
W
k
= '
ox p p
C k = '
3 ~ 2 =
p
n
r
n
n n
L
W
= '
p
p p
L
W
= '
(6.105)
(6.106)
(6.107)
(6.108)
(6.109)
Introduction to VLSI Circuits and Systems, NCUT 2007
pFET Characteristic (4/ 4)
Figure 6.34 pFET I V family of curves
Tp SGp sat
V V V =
[ ]
2
) ( 2
2
SDp SDp Tp SGp
p
Dp
V V V V I =
2
) (
2
Tp SGp
p
Dp
V V I =
(6.110)
(6.111)
(6.112)
Introduction to VLSI Circuits and Systems, NCUT 2007
Outline
MOS Physics
nFET Current-Voltage Equations
The FET RC Model
pFET Characteristic
Modeling of Small MOSFETs
Introduction to VLSI Circuits and Systems, NCUT 2007
Scaling Theory (1/ 2)
s
L
L
s
W
W = =
~ ~
2
~
s
A
A =
~
~
L
W
L
W
ox
ox
ox
t
C
=
s
t
t
ox
ox
=
~
ox
ox
ox
ox
sC
s
t
C =
=
~
s
L
W
s =
= '
~
) (
1
T DD
V V
R
) (
1
~
T DD
V V s
R
s
R
R =
~
(6.118)
(6.119)
(6.120)
(6.121)
(6.122)
(6.123)
(6.124)
(6.125)
(6.126)
(6.127)
Introduction to VLSI Circuits and Systems, NCUT 2007
Scaling Theory (2/ 2)
s
V
V
s
V
V
T
T
DD
DD
= =
~ ~
,
R R =
~
s
V
V
s
V
V
GS
GS
DS
DS
= =
~ ~
,
s
I
s
V
s
V
s
V
s
V s
I
D DS DS T GS
D
=
=
2
2
2
2
2
~ ~ ~
s
I V
I V P
D DS
D DS
= =
(6.128)
(6.129)
(6.130)
(6.132)
(6.133)
[ ]
2
) ( 2
2
DS DS T GS D
V V V V I =
(6.131)