HINDUSTHAN INSTITUTE OF TECHNOLOGY, COIMBATORE 32

DEPARTMENT OF ECE
Internal Assessent II ! MARCH 2"#$
%I SEMESTER &B'E ECE(
EC23)$!%LSI DESIGN
DATE* #2'"3'#$ FN TIME* #'3" HOURS MA+'MAR,S* )"
PART A #" - 2 . 2"
ANS/ER ALL 0UESTIONS

1. Define logical effort and write the expression.
2. Write a Verilog coding for CMOS inverter in switch level model.
3. Wh does interconnect increase the circ!it dela"
#. What are the factors that ca!se static power dissipation"
$. Define %ise time.
&. Define design or process corner.
'. What is S()C* and write the a++reviation of S()C*"
,. What is meant + monte carlo sim!lation"
-. Define set!p time.
1.. What is /atch !p"
PART! B 2- #). 3"
11. a0 i0 *xplain Power dissipation and power reduction methods in
Detail with necessary equation and diagrams 11.0
ii0 Write a Verilog code for D23lip flop. )n +ehavioral level
modelling. 1$0
&OR(
+0 i0 With neat diagram explain the (!lsed and resetta+le latch. 11.0
ii0 Write short notes on Constant field4 Voltage and /ateral
scaling. 1$0

12. a0 i0 *xplain the different relia+ilit pro+lems related to the design
of relia+le CMOS chips. 11$0

&OR(
+0 i0 Draw the logic diagram of # to 1 M56 !sing 787D gates
with logic e9!ation and write the Verilog :D/ in gate level
modeling. 11.0
ii0 Write short notes on ;S)M model. 1$0
******ALL THE BEST*****
HINDUSTHAN INSTITUTE OF TECHNOLOGY, COIMBATORE 32
DEPARTMENT OF ECE
Internal Assessent II ! MARCH 2"#$
%I SEMESTER &B'E ECE(
EC23)$!%LSI DESIGN
DATE* #2'"3'#$ FN TIME* #'3" HOURS MA+'MAR,S* )"
PART A #" - 2 . 2"
ANS/ER ALL 0UESTIONS

1. Define logical effort and write the expression.
2. Write a Verilog coding for CMOS inverter in switch level model.
3. Wh does interconnect increase the circ!it dela"
#. What are the factors that ca!se static power dissipation"
$. Define %ise time.
&. Define design or process corner.
'. What is S()C* and write the a++reviation of S()C*"
,. What is meant + monte carlo sim!lation"
-. Define set!p time.
1.. What is /atch !p"
PART! B 2- #). 3"
11. a0 i0 *xplain Power dissipation and power reduction methods in
Detail with necessary equation and diagrams 11.0
ii0 Write a Verilog code for D23lip flop. )n +ehavioral level
modelling. 1$0
&OR(
+0 i0 With neat diagram explain the (!lsed and resetta+le latch. 11.0
ii0 Write short notes on Constant field4 Voltage and /ateral
scaling. 1$0

12. a0 i0 *xplain the different relia+ilit pro+lems related to the design
of relia+le CMOS chips. 11$0

&OR(
+0 i0 Draw the logic diagram of # to 1 M56 !sing 787D gates
with logic e9!ation and write the Verilog :D/ in gate level
modeling. 11.0
ii0 Write short notes on ;S)M model. 1$0
******ALL THE BEST*****