Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Sathishkumar Balasubramanian Senior Manager, Solutions Marketing, Cadence Technology on Tour, Singapore July 25th , 2013
Agenda
1. Mixed-signal Overview 2. Real Numbers (SystemVerilog, Verilog-AMS, VHDL) 3 Model Generation and Validation 4. Demo: Schematic Model Generator(SMG) 5. Demo: AMS Design & Model Validation (amsDmv) 6. Conclusions
MS Verification Challenge
Main Design Challenges Biggest Challenge in MS Verification
Verification is biggest overall challenge in mixed-signal design Many of silicon re-spins could be prevented by better verification
FASTSPICE
Performance Gap
Circuit Complexity
AMS-HDL Models FAST SPICE SPICE Digital Simulators/Emulators
Run Time
HDLsim
1x
10x
100x
1Kx
10Kx
1Gx
Event based
1Tx
Matrix based
Integrated Environment
Simulation
Continuous advancements in performance and features
Behavioral Modeling
Methodology, library and tools abstracting analog and mixed-signal functionality to higher level
Digital Domain
R D
D D
D D
D
Validate Models to Circuit (amsDMV)
A D
Testbench
Pin/Bus communication abstracted to the transaction-level Benefits: Increased Predictability, Productivity and Quality
7 2013 Cadence Design Systems, Inc. Cadence confidential.
AMS Designer
AMS-Ultra & AMS-Spectre AMS-APS
AMS-irun (AIUM)
IC & IUS
8 2013 Cadence Design Systems, Inc. Cadence confidential.
IUS only
Agenda
1. Mixed-signal Overview 2. Real Numbers (SystemVerilog, Verilog-AMS, VHDL) 3 Model Generation and Validation 4. Demo: Schematic Model Generator(SMG) 5. Demo: AMS Design & Model Validation (amsDmv) 6. Conclusions
Differs from analog behavioral languages (like Verilog-A) since targeted for higher level of integration/testing (IC/SoC) Possible RNM languages include
Verilog-AMS (wreal and Verilog subset) VHDL SystemVerilog
10
Speed
108 104 102
Logic
Discrete
Real
Electrical
101
SPICE
Continuous
12
Combining the best features of VHDL and Verilog-AMS real number modeling in SystemVerilog
IEEE 1800-2012 was released in February 2013 Cadence contributed to SV-DC additions
New features enable robust real number modeling New features overcome issues with prior versions of SystemVerilog (2009 and prior LRM)
Real number nets Bi-directional real connections Multiple RNM contributors to the same net Modeling complex information on a single net (eg. Voltage and current)
13
V(out)
V(in)
Analog Analog Behavioral Behavioral Model (SV) Real-value Model (SV) nettype
14
Real variable
Bit 13
V(in) Bit 0
16 2013 Cadence Design Systems, Inc. Cadence confidential.
V(out)
Agenda
1. Mixed-signal Overview 2. Real Numbers (SystemVerilog, Verilog-AMS, VHDL) 3. Model Generation and Validation 4. Demo: Schematic Model Generator(SMG) 5. Demo: AMS Design & Model Validation (amsDmv) 6. Conclusions
17
Problem Statement
Customers concerned about behavioral modeling effort for analog/mixed signal designs The current methodology write the behavioral text in a text editor is not acceptable to many analog/mixed signal designers Analog designers prefer a graphical viewpoint of a designs function at the schematic level
Most prefer not to interact with a model at the text language level
18
User creates a schematic like representation of their behavioural model using the provided building blocks
Easy to use Building blocks are placed, wired, configured and calibrated using a standard schematic in VSE Integrated into Cadence Virtuoso design flow Improve consistency and model quality Create models from existing qualified building blocks Model-schematic can be reused, shared, reconfigured and easily maintained
19
Reusable model-schematic
Model-schematic can be reused, shared, reconfigured, and easily maintained Easily understandable graphical representation of the design functionality
Using the original (out of sync) model could result in incorrect verification results which hide design flaws Thus, continual model validation is mandatory during the design creation and modeling process
21
What is amsDmv?
AMS Design and Model Validation
Support GUI based setup and exported command line regression run Provides straightforward pass/fail output, reports and extended debugging capabilities (waveform zoom, etc.)
22
23
24
Agenda
1. Mixed-signal Overview 2. Real Numbers (SystemVerilog, Verilog-AMS, VHDL) 3. Model Generation and Validation 4. Demo: Schematic Model Generator(SMG) 5. Demo: AMS Design & Model Validation (amsDmv) 6. Conclusions
25
26
Agenda
1. Mixed-signal Overview 2. Real Numbers (SystemVerilog, Verilog-AMS, VHDL) 3 Model Generation and Validation 4. Demo: Schematic Model Generator(SMG) 5. Demo: AMS Design & Model Validation (amsDmv) 6. Conclusions
27
28
Agenda
1. Mixed-signal Overview 2. Real Numbers (SystemVerilog, Verilog-AMS, VHDL) 3. Model Generation and Validation 4. Demo: Schematic Model Generator (SMG) 5. Demo: AMS Design & Model Validation (amsDmv) 6. Conclusions
29
Summary
More functional verification is needed with increasing A/D interactions in designs
30
Demos/Workshops/Examples
Real Number Modeling (workshop and examples)
<Incisive 12.2 path>/doc/kit_topics/dms/workshop/lab_manual <Incisive 12.2 path>/tools/amsd/wrealSamples/wrealModels
31
32
33
34
35