CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE LESSON PLAN Subject Name: MICROPROCESSOR & MICROCONTROLLER Subject

C!"e : EC#$%& Facu)t* : Mr+P+SENTHIL

AIM To learn the architecture, addressing modes, instruction set, programming of different microprocessors OB,ECTI(ES

Branc : ECE Year ' Sem : III' ( Facu)t* C!"e: FECO$#

To learn basics of microprocessor and in detail about 8086. To learn instruction set and addressing modes of 8086 To learn Microprocessor Peripheral Interfacing To learn in detail about 8051 microcontroller To learn several applications of Microprocessor

T e!r* ' C)a-- : MICROPROCESSOR & MICROCONTROLLER .n/t+I : Intr!"uct/!n t! 0 B/t an" 12 B/t M/cr!3r!ce--!r- 4 H'5 Arc /tecture Tar6et H!ur- : 7 Te8t B!!9 : T1+ rishna ant, !Microprocessors and Microcontrollers "rchitecture, programming and s#stem design using
8085, 8086, 8051 and 80$6%. P&I '00(.

S+N!

Date

Per/!" Re:"+

T!3/c- t! be C!;ere"

Re< B!!9 ' Pa6e Number

M!"e !< teac /n6 B)ac9 B!ar"'OHP' LCD'ED.SATT ' F/e)" ;/-/t B)ac9b!ar"

Actua) Date !< C!m3)et/!n

Remar9-

1%+=+1$

'

11+=+1$

11+=+1$

1#+=+1$

1$+=+1$

Introduction to Microprocessor, memor#, ")*, cloc+, addressing modes and instruction set Machine language program, "ssembl# language program, assembler directives, compilers and operating s#stems "ddress bus, data bus and control bus, Tristate bus, cloc+ generation, I12 mapped and Memor# mapped I12 interface Parallel 3 serial data transfer, "rchitectural advancements of microprocessors 3 4#stem design Pipelining, cache memor#,

1,1(-'$.
10.(.1/ 11.(.1/

1,'$-/0.
B)ac9b!ar"

11.(.1/

1,/5-00.
B)ac9b!ar"

1'.(.1/

1,01.
B)ac9b!ar"

1/.(.1/

1,05-50.

B)ac9b!ar"

15.(.1/

Page 1 of 5

6 ( 8

1>+=+1$ 12+=+1$ 1=+=+1$

1 1 1

10+=+1$

10

17+=+1$

11

#%+=+1$

1' 1/

##+=+1$

memor# management, virtual memor# s#stem &ard5are "rchitecture of 1,1'(8086 1/5. 5,/-10. 67ternal memor# addressing 1,10'105. Memor# or I12 read15rite for 1,106minimum mode, some 10$. important companion chips Memor# read15rite bus 1,15$c#cle, 8086 s#stem 16/. configurations Memor# interfacing, 1,160Interrupts and 9irect 16$. memor# access 5,'1-'(. "ssembl# )anguage 135 Programming ,8 bit 3 16 bit.: Practice "ssembl# )anguage 135 Programming ,16 bit.: Practice ;lass Test-1

16.(.1/
LCD

8lac+board 8lac+board 8lac+board 8lac+board 8lac+board 8lac+board

1(.(.1/ 18.(.1/ 1$.(.1/ '0.(.1/ ''.(.1/

'/.(.1/

T e!r* ' C)a-- : MICROPROCESSOR & MICROCONTROLLER .n/t II : 12 B/t M/cr!3r!ce--!r In-truct/!n Set an" A--emb)* Lan6ua6e Pr!6ramm/n6 Tar6et H!ur- : 7 Te8t B!!9 : T1+ rishna ant, !Microprocessors and Microcontrollers "rchitecture, programming and s#stem design using
8085, 8086, 8051 and 80$6%. P&I '00(

S+N!

Date

Per/!" Re:"+

T!3/c- t! be C!;ere"

Re< B!!9 ' Pa6e Number

M!"e !< teac /n6 B)ac9 B!ar"'OHP' LCD'ED.SATT ' F/e)" ;/-/t

Actua) Date !< C!m3)et/!n '0.(.1/ /0.(.1/ /1.(.1/ 1.8.1/ '.8.1/ /.8.1/

Remar9-

1 '

#$+=+1$ #&+=+1$ $%+=+1$ $1+=+1$ 1+0+1$ #+0+1$ $+0+1$ >+0+1$ 2+0+1$

1 '

'

0 5 6

' 1 1

Programmer<s model of 8086 and operand t#pes =egister, Immediate, direct memor# and register indirect addressing modes 8ase plus inde7 register, register relative, base plus inde7 register relative and string addressing modes The 8086 assembler directives 9ata transfer group "rithmetic instruction set

1,185188. 1,18$1$1. 0,11'1'0. 1,1$'1$6. 0,1'11'0. 1,1$('0'.

8lac+board 8lac+board 8lac+board

8lac+board 8lac+board 8lac+board

5.8.1/ 6.8.1/ (.8.1/

Page ' of 5

( 8 $ 10

=+0+1$ 0+0+1$ 1#+0+1$ 1&+0+1$ 12+0+1$

1 1 ' 1

)ogical group and miscellaneous instruction groups ;ontrol transfer instruction set, etc "ssembl# )anguage Programming : 8086 ;lass Test-'

5,(0-81. 1,'00'''. 5,06-0(.

8lac+board 8lac+board 8lac+board

8.8.1/ 1'.8.1/ 10.8.1/ 16.8.1/

1(.8.1/ ''.8.1/

T e!r* ' C)a-- : MICROPROCESSOR & MICROCONTROLLER .n/t III : M/cr!3r!ce--!r Per/3 era) Inter<ac/n6 te8t B!!9 S+N! Date

Tar6et H!ur- : 7

: T#+ 9ouglas > &all, !Microprocessors and Interfacing, Programming and &ard5are% TM&,'006. Per/!" Re:"+ T!3/c- t! be C!;ere" Re< B!!9 ' Pa6e Number
M!"e !< teac /n6 B)ac9 B!ar"'OHP' LCD'ED.SATT ' F/e)" ;/-/t

Actua) Date !< C!m3)et/!n

Remar9-

1=+0+1$

' / 0 5 6 ( 8 $ 10

##+0+1$ ##+0+1$ #2+0+1$ $%+0+1$ $+7+1$ &+7+1$ >+7+1$ 2+7+1$ 11+7+1$

1 1 1 1 1 1 1 1 1

?eneration of I12 ports, Programmable Peripheral Interface ,8'55., 4ampleand- &old circuit and Multiple7er PPI programming e#board and 9ispla# interface e#board and 9ispla# ;ontroller ,8'($. e#board and 9ispla# program Programmable Interval Timers ,8'5/. 9igital-to-"nalog ;onverter "nalog-to-9igital ;onverter ;=T Terminal Interface and Printer Interface
;lass Test-/

1,'06'60.

8lac+board

''.8.1/

11,/05/0$. 1,'6''65. 1,'81'$0. 5,'66'(8. 135 1,/1//1$. 5,'/5'0/. 1,//5//$. 1,/05/0$.

8lac+board 8lac+board );9 8lac+board 8lac+board 8lac+board 8lac+board 8lac+board

'6.8.1/ /0.8.1/ /.$.1/ 0.$.1/ 5.$.1/ 6.$.1/ 11.$.1/ 1'.$.1/ 1/.$.1/

T e!r* ' C)a-- : MICROPROCESSOR & MICROCONTROLLER .n/t I( : 0 B/t M/cr!c!ntr!))er? H'5 Arc /tecture@ In-truct/!n Set an" Pr!6ramm/n6 Tar6et H!ur- : 7 Te8t B!!9 : T1+ rishna ant, !Microprocessors and Microcontrollers "rchitecture, programming and s#stem design using
8085, 8086, 8051 and 80$6%. P&I '00(.

Page / of 5

S+N!

Date

Per/!" Re:"+

T!3/c- t! be C!;ere"

Re< B!!9 ' Pa6e Number

M!"e !< teac /n6 B)ac9 B!ar"'OHP' LCD'ED.SATT ' F/e)" ;/-/t

Actua) Date !< C!m3)et/!n

Remar9-

1 ' / 0 5 6 ( 8 $ 10 11

1#+7+1$ 1$+7+1$ 12+71$ 1=+7+1$ #%+7+1$ #1+7+1$ #$+7+1$ #>+7+1$ #2+7+1$ #2+7+1$ #=+7+1$

1 1 1 1 1 1 1 1 1 1 1

"rchitecture and Memor# organi@ation of 8051 4pecial Aunction =egisters

1,01$0'/. 1,0'00/0. Port operation /,11/116. Memor# Interfacing and I12 1,0/8Interfacing 00'. Programming the 8051 1,00/resources 00$. 8051 Interrupts 1,050061. Programmer<s model of 8051 1,0655and operand t#pes 06$. 2perand addressing, /,/18Programming 5ith 8051 /'1. 9ata transfer instructions and 1,08'"rithmetic instructions 08(. )ogic instructions and 1,088;ontrol transfer instructions 0$/. 3 Programming ;lass Test-0

);9 8lac+board 8lac+board 8lac+board 8lac+board 8lac+board );9 8lac+board 8lac+board 8lac+board

16.$1/ 1(.$.1/ '0.$.1/ '1.$.1/ '/.$.1/ '5.$.1/ '6.$.1/ '6.$.1/ '(.$.1/

/0.$.1/

1.10.1/

T e!r* ' C)a-- : MICROPROCESSOR & MICROCONTROLLER .n/t ( : S*-tem De-/6n .-/n6 M/cr! Pr!ce--!r & M/cr!c!ntr!))er Te8t B!!9

Tar6et H!ur- : 7

: T#+ 9ouglas > &all, !Microprocessors and Interfacing, Programming and &ard5are% TM&,'006.

Page 0 of 5

S+ N!

Date

Per/!" Re:"+

T!3/c- t! be C!;ere"

Re< B!!9 ' Pa6e Number

M!"e !< teac /n6 B)ac9 B!ar"'OHP' LCD'ED.SATT ' F/e)" ;/-/t

Actua) Date !< C!m3)et/!n 0.10.1/ 5.10.1/ 5.10.1/ (.10.1/

11.10.1/ 1'.10.1/ 1(.10.1/ 18.10.1/

Remar9-

1 / 5 6 ( 8 $

$%+7+1$ 1+1%+1$ &+1%+1$ >+1%+1$ =+1%+1$ 11+1%+1$ 1#+1%+1$ 1=+1%+1$

' 1 1 1 1 1 1

Traffic )ight control Bashing machine control =T; Interfacing using I'; 4tandard Motor ;ontrol- =ela#, PBM, 9; 4tepper Motor ;ontrol "ssembl# )anguage Programming
;lass Test-5

6,'51'56. ( /,06(080. /,50(510. ','81'8/. /,0$8505.

);9 8lac+board 8lac+board );9 8lac+board 8lac+board

Facu)t* /n 4 C ar6e

HOD?ECE

Page 5 of 5