Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
-90
90
-180
180
Field Oriented Control
Speed and Position Controlled by PI (or PID)
Torque Controlled by FOC
Under Load, Rotor Angle Lags Flux Angle
90 Degree Lag = Maximum Torque @ Current
More Current = More Torque
2012 Altera Corporation
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off.
and Altera marks in and outside the U.S.
Clark Transform
( ) ( )
( ) ( ) ( )
( ) ( ) ( ) t i t i t i
t i t i t i
t i t i
c
b
a
| o
| o
o
3
1
3
1
3
1
3
1
3
2
=
+ =
=
( ) ( ) t i t i a
2
3
= o
( ) ( ) ( ) t i t i t i c b
2
3
2
3
= |
i
c
(t) i
a
(t) i
b
(t)
i
(t) i
(t)
A
B
C
i
b
i
c
(implied)
i
a
A B C
o
|
forward
reverse
Converts a three-phase system to a two-phase system
Results in a vector with orthogonal and values
Consists of 3 multiplies and one add
2012 Altera Corporation
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off.
and Altera marks in and outside the U.S.
Park Transform
d d q
d d d
i i i
i i i
u u
u u
| o
| o
cos sin
sin cos
+ =
+ =
i
o
i
|
i
d
i
q
o
i
|
i
A
B
s
i
u d
i
q
i
d
ref
ref
d q d d
d q d d
i i i
i i i
u u
u u
|
o
cos sin
sin cos
+ =
=
forward
reverse
Converts sine waves
to DC waveforms
Process for 3 phase motor
Sample three motor currents
Perform Forward Clark to get a and b values
Perform Forward Park to reflect them on d
and q axis
Current regulation of i
d
and i
q
yields two
correction voltages
Perform Reverse Park and Clark to get three
voltages which are applied to motor windings
2012 Altera Corporation
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off.
and Altera marks in and outside the U.S.
Park Transform Animation
Forward Park Transformation
Notice that the X
o
and X
|
values change sinusoidally
over time. However, the X
d
and X
q
values are DC!
2012 Altera Corporation
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off.
and Altera marks in and outside the U.S.
+
-
Commanded
Rotor
Speed
P
I
+
+
Actual Rotor Speed
V
b
V
c
V
a
Control Diagram of a Variable Speed Control System Utilizing Field Oriented Control.
Commanded i
d
+
-
P
I
+
+
+
-
P
I
+
+
Commanded i
q
Reverse
Clark-Park
Transform
Forward
Clark-Park
Transform
i
d
i
q
Phase C
Current
Calculation
i
a
i
b
i
c
Commanded i
d
Commanded i
q
Slip
Calculator
Slip
Frequency
+
-
d
V
d
V
q
(flux)
(torque)
TI
Daves
Control
Center
ACIM
ACIM FOC Control
Note: Set i
d
=
0 for PMSM
2012 Altera Corporation
Benefits of FPGAs in Motor Control
applications
2012 Altera Corporation
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off.
and Altera marks in and outside the U.S.
What Drives The Drives Market?
WW Electricity consumption will rise by
76% from 2007-2030
Increased need for automation equipment
64% of electricity consumed in industry
Motors
90% of the Motor lifetime cost is in
energy bills
A Drive can save up to 40% in energy
consumption of a Motor
28
Energy Savings = Factory Profits
Source: Sustainability Guide, ABB, 2009
2012 Altera Corporation
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off.
and Altera marks in and outside the U.S.
Drive Operation: Read Calculate Send
Fast Control Loops Improves Motor
Efficiency
29
Read energy
needed from
motor
t
Implementation
t
Motor energy
consumption
C or DSP ~65 s Medium
FPGA 5 s Very low
Apply new
power value
Algorithm
Control Loop
Fast Control Loop = Lower Motor Energy Consumption
2012 Altera Corporation
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off.
and Altera marks in and outside the U.S.
Challenges for Drive Manufacturers
Performance
Improvements
Tighter control loops
Support for Industrial
Ethernet protocols
HW/SW acceleration
Differentiation While
Lowering Costs
Integrate functions with
less components
Leverage model-based
design flow
Multiple motor types;
multi-axes control
Implementing
Functional Safety
Understanding &
simplifying Functional
Safety qualification
Cost overhead and time to
market impact
30
Challenge Across All Types of Drives
2012 Altera Corporation
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off.
and Altera marks in and outside the U.S.
Integrated Drive Control With The
Drive-On-A-Chip Framework
Drive On A Chip Features Function FPGA Differentiator
Embedded high performance processor
Task oriented & Real-time operation
asynchronously
Performance beyond
MCU/DSP
Motor Control Algorithm <5 s latency & Floating Point support Lower power consumption
Connectivity
Multiple real-time Industrial Ethernet
protocols
Supports changing protocol
standards
Interface logic Encoder, ADC, PWM control Flexibility and fine-tuning
Functional Safety IP and tools Safety-qualified diagnostic IP Saves certification time
31
NIOS-II or
ARM
2012 Altera Corporation
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off.
and Altera marks in and outside the U.S.
Implementing Motor Control
Field Oriented Control (FOC) is common in controlling PMSM and
ACIM used in a majority of drives
Math intensive algorithm with short latency requirements
Option of floating point implementation
32
Interface IP
DSP Builder
Nios II Software
2012 Altera Corporation
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off.
and Altera marks in and outside the U.S.
Drive-On-A-Chip Framework Eases Integration
Save Time & Development
Costs
Leverage industry tools and
methodologies
Available reference designs and
hardware
Reduced HDL coding
Design Flexibility
Easily partition HW/SW domains
Modular, prebuilt IP
Single FPGA-based platform
Differentiate
Add in your secret sauce
Keep up with changing standards
Scalable methodology for multiple
product variants
33
Management &
Communication
Fieldbus
IEthernet
MAC
SW Stack
Mgmt Application
I/O
Digital
Analog
Motor Control
D
r
i
v
e
-
O
n
-
A
-
C
h
i
p
HW
SW
SW
PWM
Current Control Loop
Velocity Control Loop
Encoder ADC IF
Motion planning
HW
FPGA or
SoC FPGA
Qsys
System
Integration
Quartus II
Simulink /
Matlab
Integrate in
Hardware
Compile
Design
System
Placement
Nios II or ARM
Software Tools
(IDE)
Model
System
Optimize Algorithm
in Hardware
Algorithm
Using
DSP Builder
Software
Integrate with
Application
Software
Algorithm
in C
Algorithm in
Software
Drive on a Chip Design Flow
MATLAB
Simulink