10-Bit, 65/80/105 MSPS,

3 V A/D Converter
Data Sheet
AD9215


Rev. B Document Feedback
InformationfurnishedbyAnalogDevicesisbelievedtobeaccurateandreliable.However,nore-
sponsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
licenseisgrantedbyimplicationorotherwiseunderanypatentorpatentrightsofAnalogDevices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.



One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 20032013 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
Single 3 V supply operation (2.7 V to 3.3 V)
SNR = 58 dBc (to Nyquist)
SFDR = 77 dBc (to Nyquist)
Low power ADC core: 96 mW at 65 MSPS, 104 mW
@ 80 MSPS, 120 mW at 105 MSPS
Differential input with 300 MHz bandwidth
On-chip reference and sample-and-hold amplifier
DNL = 0.25 LSB
Flexible analog input: 1 V p-p to 2 V p-p range
Offset binary or twos complement data format
Clock duty cycle stabilizer
APPLICATIONS
Ultrasound equipment
IF sampling in communications receivers
Battery-powered instruments
Hand-held scopemeters
Low cost digital oscilloscopes
FUNCTIONAL BLOCK DIAGRAM
SHA
VIN+
VIN
REFT
REFB
DRVDD
CLK PDWN MODE
CLOCK
DUTY CYCLE
STABLIZER
MODE
SELECT
DGND
OR
D9 (MSB)
0
2
8
7
4
-
A
-
0
0
1
D0
AVDD
CORRECTION LOGIC
OUTPUT BUFFERS
10
REF
SELECT
AGND
0.5V
VREF
SENSE
AD9215
PIPELINE
ADC CORE

Figure 1.
PRODUCT DESCRIPTION
The AD9215 is a family of monolithic, single 3 V supply, 10-bit,
65/80/105 MSPS analog-to-digital converters (ADC). This family
features a high performance sample-and-hold amplifier (SHA)
and voltage reference. The AD9215 uses a multistage differential
pipelined architecture with output error correction logic to pro-
vide 10-bit accuracy at 105 MSPS data rates and to guarantee no
missing codes over the full operating temperature range.
The wide bandwidth, truly differential sample-and-hold ampli-
fier (SHA) allows for a variety of user-selectable input ranges
and offsets including single-ended applications. It is suitable for
multiplexed systems that switch full-scale voltage levels in
successive channels and for sampling single-channel inputs at
frequencies well beyond the Nyquist rate. Combined with pow-
er and cost savings over previously available ADCs, the AD9215
is suitable for applications in communications, imaging, and
medical ultrasound.
A single-ended clock input is used to control all internal conversion
cycles. A duty cycle stabilizer compensates for wide variations in the
clock duty cycle while maintaining excellent performance. The digital
output data is presented in straight binary or twos complement for-
mats. An out-of-range signal indicates an overflow condition, which
can be used with the MSB to determine low or high overflow.
Fabricated on an advanced CMOS process, the AD9215 is avail-
able in both a 28-lead surface-mount plastic package and a
32-lead chip scale package and is specified over the industrial
temperature range of 40C to +85C.
PRODUCT HIGHLIGHTS
1. The AD9215 operates from a single 3 V power supply and
features a separate digital output driver supply to accom-
modate 2.5 V and 3.3 V logic families.
2. Operating at 105 MSPS, the AD9215 core ADC consumes
a low 120 mW; at 80 MSPS, the power dissipation is 104
mW; and at 65 MSPS, the power dissipation is 96 mW.
3. The patented SHA input maintains excellent performance
for input frequencies up to 200 MHz and can be config-
ured for single-ended or differential operation.
4. The AD9215 is part of several pin compatible 10-, 12-, and
14-bit low power ADCs. This allows a simplified upgrade
from 10 bits to 12 bits for systems up to 80 MSPS.
5. The clock duty cycle stabilizer maintains converter per-
formance over a wide range of clock pulse widths.
6. The out of range (OR) output bit indicates when the signal
is beyond the selected input range.

AD9215 Data Sheet

Rev. B | Page 2 of 36
TABLE OF CONTENTS
Specifications ..................................................................................... 3
Absolute Maximum Ratings
1
.......................................................... 6
Explanation of Test Levels ........................................................... 6
ESD Caution .................................................................................. 6
Pin Configurations and Function Descriptions ........................... 7
Equivalent Circuits ....................................................................... 8
Definitions of Specifications ....................................................... 8
Typical Performance Characteristics ........................................... 10
Applying the AD9215 Theory of Operation ............................... 14
Clock Input and Considerations .............................................. 15
Evaluation Board ........................................................................ 18
Outline Dimensions ....................................................................... 33
Ordering Guide ........................................................................... 34









REVISION HISTORY
2/13Data Sheet Changed from a REV. A to a REV. B
Changes to Figure 4 and Added EPAD Note to Pin Configura-
tions and Function Descriptions Section ..................................... 7
Changes to Voltage Reference Section ........................................ 17
Changes to Evaluation Board Section......................................... 18
Updated Outline Dimensions ...................................................... 33
Changes to Ordering Guide ......................................................... 34
2/04Data Sheet Changed from a REV. 0 to a REV. A
Renumbered Figures and Tables ..............................UNIVERSAL
Changes to Product Title ................................................................ 1
Changes to Features ........................................................................ 1
Changes to Product Description ................................................... 1
Changes to Product Highlights ..................................................... 1
Changes to Specifications ............................................................... 2
Changes to Figure 2 ......................................................................... 4
Changes to Figures 9 to 11 ........................................................... 10
Added Figure 14 ............................................................................ 10
Added Figures 16 and 18 .............................................................. 11
Changes to Figures 21 to 24 and 25 to 26 ................................... 12
Deleted Figure 25 ........................................................................... 12
Changes to Figures 28 and 29 ...................................................... 13
Changes to Figure 31 ..................................................................... 14
Changes t0 Figure 35 ..................................................................... 16
Changes to Figures 50 through 58............................................... 26
Added Table 11 .............................................................................. 31
Updated Outline Dimensions ...................................................... 32
Changes to Ordering Guide ......................................................... 33
5/03Revision 0: Initial Version

Data Sheet AD9215

Rev. B | Page 3 of 36
SPECIFICATIONS
AVDD = 3 V, DRVDD = 2.5 V, specified maximum conversion rate, 2 V p-p differential input, 1.0 V internal reference, unless otherwise
noted.
Table 1. DC Specifications
AD9215BRU-65/
AD9215BCP-65
AD9215BRU-80/
AD9215BCP-80
AD9215BRU-105/
AD9215BCP-105


Parameter

Temp
Test
Level

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Unit
RESOLUTION Full VI 10 10 10 Bits
ACCURACY
No Missing Codes Full VI Guaranteed Guaranteed Guaranteed
Offset Error
1
Full VI 0.3 2.0 0.3 2.0 0.3 2.0 % FSR
Gain Error
1
Full VI 0 +1.5 +4.0 +1.5 +4.0 +1.5 +4.0 % FSR
Differential Nonlinearity (DNL)
2
Full VI 1.0 0.5 +1.0 1.0 0.5 +1.0 1.0 0.6 +1.2 LSB
Integral Nonlinearity (INL)
2
Full VI 0.5 1.2 0.5 1.2 0.65 1.2 LSB
TEMPERATURE DRIFT
Offset Error
1
Full V +15 +15 +15 ppm/C
Gain Error
1
Full V +30 +30 +30 ppm/C
Reference Voltage (1 V Mode) Full V 230 230 230 ppm/C
INTERNAL VOLTAGE REFERENCE
Output Voltage Error (1 V Mode) Full VI 2 35 2 35 2 35 mV
Load Regulation @ 1.0 mA Full V 0.2 0.2 0.2 mV
Output Voltage Error (0.5 V Mode) Full V 1 1 1 mV
Load Regulation @ 0.5 mA Full V 0.2 0.2 0.2 mV
INPUT REFERRED NOISE
VREF = 0.5 V 25C V 0.8 0.8 0.8 LSB rms
VREF = 1.0 V 25C V 0.4 0.4 0.4 LSB rms
ANALOG INPUT
Input Span, VREF = 0.5 V Full IV 1 1 1 V p-p
Input Span, VREF = 1.0 V Full IV 2 2 2 V p-p
Input Capacitance
3
Full V 2 2 2 pF
REFERENCE INPUT RESISTANCE Full V 7 7 7 k
POWER SUPPLIES
Supply Voltage
AVDD Full IV 2.7 3.0 3.3 2.7 3.0 3.3 2.7 3.0 3.3 V
DRVDD Full IV 2.25 2.5 3.6 2.25 2.5 3.6 2.25 2.5 3.6 V
Supply Current
IAVDD
2
Full VI 32 35 34.5 39 40 44 mA
IDRVDD
2
25C V 7.0 8.6 11.3 mA
PSRR Full V 0.1 0.1 0.1 % FSR
POWER CONSUMPTION
Sine Wave Input
2

IAVDD
2
Full VI 96 104 120 mW
IDRVDD
2
25C V 18 20 25 mW
Standby Power
4
25C V 1.0 1.0 1.0 mW

1
With a 1.0 V internal reference.
2
Measured at fIN = 2.4 MHz, full-scale sine wave, with approximately 5 pF loading on each output bit.
3
Input capacitance refers to the effective capacitance between one differential input pin and AGND. Refer to Figure 5 for the equivalent analog input structure.
4
Standby power is measured with a dc input, the CLK pin inactive (i.e., set to AVDD or AGND).


AD9215 Data Sheet

Rev. B | Page 4 of 36
AVDD = 3 V, DRVDD = 2.5 V, specified maximum conversion rate, 2 V p-p differential input, 1.0 V internal reference,
AIN = 0.5 dBFS, MODE = AVDD/3 (duty cycle stabilizer [DCS] enabled), unless otherwise noted.
Table 2. AC Specifications
AD9215BRU-65/
AD9215BCP-65
AD9215BRU-80/
AD9215BCP-80
AD9215BRU-105/
AD9215BCP-105


Parameter

Temp
Test
Level

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Unit
SIGNAL-TO-NOISE RATIO (SNR)
fIN = 2.4 MHz Full VI 56.0 58.5 56.0 58.5 57.5 dB
25C I 57.0 59.0 57.0 59.0 56.6 58.5 dB
fIN = Nyquist
1
Full VI 56.0 58.0 56.0 58.0 57.5 dB
25C I 56.5 58.5 56.5 58.5 56.4 58.0 dB
fIN = 70 MHz 25C V 58.0 57.8 dB
fIN = 100 MHz 25C V 57.5 57.7 dB
SIGNAL-TO-NOISE AND DISTORTION (SINAD)
fIN = 2.4 MHz Full VI 55.8 58.5 55.7 58.5 57.6 dB
25C I 56.5 59.0 56.8 58.5 56.5 58.2 dB
fIN = Nyquist
1
Full VI 55.8 58.0 55.5 58.0 57.3 dB
25C I 56.3 58.5 56.3 58.5 56.1 57.8 dB
fIN = 70 MHz 25C V 56.0 57.7 dB
fIN = 100 MHz 25C V 55.5 57.4 dB
EFFECTIVE NUMBER OF BITS (ENOB)
fIN = 2.4 MHz Full VI 9.1 9.5 9.0 9.5 9.3 Bits
25C I 9.2 9.6 9.3 9.5 9.2 9.5 Bits
fIN = Nyquist
1
Full VI 9.1 9.4 9.0 9.4 9.4 Bits
25C I 9.1 9.5 9.0 9.5 9.1 9.4 Bits
fIN = 70 MHz 25C V 9.1 9.4 Bits
fIN = 100 MHz 25C V 9.0 9.3 Bits
WORST HARMONIC (Second or Third)
fIN = 2.4 MHz Full VI 78 64 78 64 78 dBc
25C I 80 65 80 65 84 70 dBc
fIN = Nyquist
1
Full VI 77 64 76 63 74 dBc
25C I 78 65 78 65 75 61 dBc
fIN = 70 MHz 25C V 70 75 dBc
fIN = 100 MHz 25C V 70 74 dBc
WORST OTHER (Excluding Second or Third)
fIN = 2.4 MHz Full VI 77 67 77 66 73 dBc
25C I 78 68 77 68 75 66 dBc
fIN = Nyquist
1
Full VI 77 67 77 66 71 dBc
25C I 78 68 77 68 75 63 dBc
fIN = 70 MHz 25C V 80 -75 dBc
fIN = 100 MHz 25C V 80 75 dBc
TWO-TONE SFDR (AIN = 7 dBFS)
fIN1 = 70.3 MHz, fIN2 = 71.3 MHz 25C V 75 75 dBc
fIN1 = 100.3 MHz, fIN2 = 101.3 MHz 25C V 74 74 dBc
ANALOG BANDWIDTH 25C V 300 300 300 MHz

1
Tested at fIN = 35 MHz for AD9215-65; fIN = 39 MHz for AD9215-80; and fIN = 50 MHz for AD9215-105.



Data Sheet AD9215

Rev. B | Page 5 of 36

Table 3. Digital Specifications
AD9215BRU-65/
AD9215BCP-65
AD9215BRU-80/
AD9215BCP-80
AD9215BRU-105/
AD9215BCP-105


Parameter

Temp
Test
Level

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Unit
LOGIC INPUTS (CLK, PDWN)
High Level Input Voltage Full IV 2.0 2.0 2.0 V
Low Level Input Voltage Full IV 0.8 0.8 0.8 V
High Level Input Current Full IV 650 +10 650 +10 650 +10 A
Low Level Input Current Full IV 70 +10 70 +10 70 +10 A
Input Capacitance Full V 2 2 2 pF
LOGIC OUTPUTS
1

DRVDD = 2.5 V

High Level Output Voltage Full IV 2.45 2.45 2.45 V
Low Level Output Voltage Full IV 0.05 0.05 0.05 V

1
Output voltage levels measured with a 5 pF load on each output.

Table 4. Switching Specifications
AD9215BRU-65/
AD9215BCP-65
AD9215BRU-80/
AD9215BCP-80
AD9215BRU-105/
AD9215BCP-105


Parameter

Temp
Test
Level

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max
Unit
CLOCK INPUT PARAMETERS
Maximum Conversion Rate Full VI 65 80 105 MSPS
Minimum Conversion Rate Full V 5 5 5 MSPS
CLOCK Period Full V 15.4 12.5 9.5 ns
DATA OUTPUT PARAMETERS
Output Delay
1
(tOD) Full VI 2.5 4.8 6.5 2.5 4.8 6.5 2.5 4.8 6.5 ns
Pipeline Delay (Latency) Full V 5 5 5 Cycles
Aperture Delay 25C V 2.4 2.4 2.4 ns
Aperture Uncertainty (Jitter) 25C V 0.5 0.5 0.5 ps rms
Wake-Up Time
2
25C V 7 7 7 ms
OUT-OF-RANGE RECOVERY TIME 25C V 1 1 1 Cycles

0
2
8
7
4
-
A
-
0
0
2
t
A
t
PD
N7 N6 N5 N4 N3 N2 N1 N N+1 N+2
ANALOG
INPUT
CLK
DATA
OUT
N1
N
N+1
N+2
N+3
N+4
N+5 N+6
N+7
N+8

Figure 2. Timing Diagram


1
Output delay is measured from CLK 50% transition to DATA 50% transition, with 5 pF load on each output.
2
Wake-up time is dependent on the value of decoupling capacitors; typical values shown with 0.1 F and 10 F capacitors on REFT and REFB.
AD9215 Data Sheet

Rev. B | Page 6 of 36
ABSOLUTE MAXIMUM RATINGS
1

Table 5.

Mnemonic
With
Respect to

Min

Max

Unit
ELECTRICAL
AVDD AGND 0.3 +3.9 V
DRVDD DRGND 0.3 +3.9 V
AGND DRGND 0.3 +0.3 V
AVDD DRVDD 3.9 +3.9 V
Digital Outputs DRGND 0.3 DRVDD + 0.3 V
CLK, MODE AGND 0.3 AVDD + 0.3 V
VIN+, VIN AGND 0.3 AVDD + 0.3 V
VREF AGND 0.3 AVDD + 0.3 V
SENSE AGND 0.3 AVDD + 0.3 V
REFB, REFT AGND 0.3 AVDD + 0.3 V
PDWN AGND 0.3 AVDD + 0.3 V
ENVIRONMENTAL
2

Operating Temperature
Junction Temperature
Lead Temperature (10 sec)
Storage Temperature

40 +85 C
150 C
300 C
65 +150 C
NOTES
1
Absolute maximum ratings are limiting values to be applied individually, and
beyond which the serviceability of the circuit may be impaired. Functional
operability is not necessarily implied. Exposure to absolute maximum rating
conditions for an extended period of time may affect device reliability.
2
Typical thermal impedances 28-lead TSSOP: JA = 67.7C/W, 32-lead LFCSP:
JA = 32.7C/W; heat sink soldered down to ground plane.
EXPLANATION OF TEST LEVELS
Test Level
I 100% production tested.
II 100% production tested at 25C and sample tested at spec-
ified temperatures.
III Sample tested only.
IV Parameter is guaranteed by design and characterization
testing.
V Parameter is a typical value only.
VI 100% production tested at 25C; guaranteed by design and
characterization testing for industrial temperature range;
100% production tested at temperature extremes for mili-
tary devices.




ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the
human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.


Data Sheet AD9215

Rev. B | Page 7 of 36
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
0
2
8
7
4
-
A
-
0
0
3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
OR
MODE
SENSE
VREF
REFB
REFT
AVDD
AGND
VIN+
VIN
AGND
AVDD
CLK
PDWN
D9 (MSB)
D8
D7
D6
DRVDD
DRGND
D5
D4
D3
D2
D1
D0 (LSB)
DNC
28
27
26
25
24
23
22
21
20
19
18
17
16
15
AD9215
TOP VIEW
(Not to Scale)
DNC = DO NOT CONNECT
DNC

Figure 3. TSSOP (RU-28)
0
2
8
7
4
-
A
-
0
0
4
19
17
20
21
18
1
4
1
3
1
2
1
1
1
0 9
1
5
1
6
D
5
D
4
D
3
D
2
D
1
(
L
S
B
)

D
0
D
R
G
N
D
D
R
V
D
D
3
2
3
1
3
0
2
9
2
8
2
7
2
6
2
5
A
V
D
D
A
G
N
D
V
I
N

V
I
N
+
A
G
N
D
A
V
D
D
R
E
F
T
R
E
F
B
22
23
24
D8
D6
D9 (MSB)
OR
D7
MODE
SENSE
VREF 1
2
3
4
5
6
7
8
DNC
CLK
DNC
PDWN
DNC
DNC
DNC
DNC
AD9215
TOP VIEW
(Not to Scal e)
NOTES
1. DNC = DO NOT CONNECT.
2. IT IS RECOMMENDED THAT THE EXPOSED PAD BE SOLDERED
TO THE GROUND PLANE FOR THE LFCSP PACKAGE. THERE IS
AN INCREASED RELIABILITY OF THE SOLDER JOINTS, AND
THE MAXIMUM THERMAL CAPABILITY OF THE PACKAGE IS
ACHIEVED WITH THE EXPOSED PAD SOLDERED TO THE
CUSTOMER BOARD.
Figure 4. LFCSP (CP-32-7)


Table 6. Pin Function Descriptions
TSSOP Pin No. LFCSP Pin No. Mnemonic Description
1 21 OR Out-of-Range Indicator.
2 22 MODE Data Format and Clock Duty Cycle Stabilizer (DCS) Mode Selection.
3 23 SENSE Reference Mode Selection.
4 24 VREF Voltage Reference Input/Output.
5 25 REFB Differential Reference (Negative).
6 26 REFT Differential Reference (Positive).
7, 12 27, 32 AVDD Analog Power Supply.
8, 11 28, 31 AGND Analog Ground.
9 29 VIN+ Analog Input Pin (+).
10 30 VIN Analog Input Pin ().
13 2 CLK Clock Input Pin.
14 4 PDWN Power-Down Function Selection (Active High).
15 to 16 1, 3, 5 to 8 DNC Do not connect, recommend floating this pin.
17 to 22,
25 to 28
9 to 14,
17 to 20
D0 (LSB) to
D9 (MSB)
Data Output Bits.
23 15 DRGND Digital Output Ground.
24 16 DRVDD Digital Output Driver Supply. Must be decoupled to DRGND with a
minimum 0.1 F capacitor. Recommended decoupling is 0.1 F in parallel with 10 F.
N/A 33 EP Exposed Pad. It is recommended that the exposed pad be soldered to the ground plane
for the LFCSP package. There is an increased reliability of the solder joints, and the
maximum thermal capability of the package is achieved with the exposed pad soldered
to the customer board.






AD9215 Data Sheet

Rev. B | Page 8 of 36
EQUIVALENT CIRCUITS
0
2
8
7
4
-
A
-
0
0
5
AVDD
MODE

Figure 5. Equivalent Analog Input Circuit

0
2
8
7
4
-
A
-
0
0
6
AVDD
MODE
20k

Figure 6. Equivalent MODE Input Circuit

0
2
8
7
4
-
A
-
0
0
7
D9D0,
OR
DRVDD

Figure 7. Equivalent Digital Output Circuit

0
2
8
7
4
-
A
-
0
0
8
2.6k
2.6k
AVDD
CLK

Figure 8. Equivalent Digital Input Circuit

DEFINITIONS OF SPECIFICATIONS
Aperture Delay
Aperture delay is a measure of the sample-and-hold amplifier
(SHA) performance and is measured from the rising edge of the
clock input to when the input signal is held for conversion.
Aperture Jitter
Aperture jitter is the variation in aperture delay for successive
samples and can be manifested as frequency-dependent noise
on the input to the ADC.
Clock Pulse Width and Duty Cycle
Pulse width high is the minimum amount of time that the clock
pulse should be left in the Logic 1 state to achieve rated perfor-
mance. Pulse width low is the minimum time the clock pulse
should be left in the low state. At a given clock rate, these speci-
fications define an acceptable clock duty cycle.
Differential Nonlinearity (DNL, No Missing Codes)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Guaranteed
no missing codes to 10-bit resolution indicate that all 1024
codes, respectively, must be present over all operating ranges.
Effective Number of Bits (ENOB)
For a sine wave, SINAD can be expressed in terms of the num-
ber of bits. Using the following formula, it is possible to obtain a
measure of performance expressed as N, the effective number of
bits
N = (SINAD 1.76)/6.02
Thus, the effective number of bits for a device for sine wave
inputs at a given input frequency can be calculated directly
from its measured SINAD.
Gain Error
The first code transition should occur at an analog value 1/2
LSB above negative full scale. The last transition should occur at
an analog value 1 1/2 LSB below the positive full scale. Gain
error is the deviation of the actual difference between the first
and last code transitions and the ideal difference between the
first and last code transitions.
Integral Nonlinearity (INL)
INL refers to the deviation of each individual code from a line
drawn from negative full scale through positive full scale.
The point used as negative full scale occurs 1/2 LSB before the
first code transition. Positive full scale is defined as a level 1 1/2
LSB beyond the last code transition. The deviation is measured
from the middle of each particular code to the true straight line.
Maximum Conversion Rate
The clock rate at which parametric testing is performed.
Minimum Conversion Rate
The clock rate at which the SNR of the lowest analog signal
frequency drops by no more than 3 dB below the guaranteed
limit.
Offset Error
The major carry transition should occur for an analog value 1/2
LSB below VIN+ = VIN. Zero error is defined as the deviation
of the actual transition from that point.
Out-of-Range Recovery Time
Out-of-range recovery time is the time it takes for the ADC to
reacquire the analog input after a transient from 10% above
positive full scale to 10% above negative full scale, or from 10%
below negative full scale to 10% below positive full scale.
Output Propagation Delay
The delay between the clock logic threshold and the time when
all bits are within valid logic levels.
Power Supply Rejection
The specification shows the maximum change in full scale from
the value with the supply at the minimum limit to the value
Data Sheet AD9215

Rev. B | Page 9 of 36
with the supply at its maximum limit.
Signal-to-Noise and Distortion (SINAD) Ratio
SINAD is the ratio of the rms value of the measured input sig-
nal to the rms sum of all other spectral components below the
Nyquist frequency, including harmonics but excluding dc. The
value for SINAD is expressed in decibels.
Signal-to-Noise Ratio (SNR)
SNR is the ratio of the rms value of the measured input signal to
the rms sum of all other spectral components below the Nyquist
frequency, excluding the first six harmonics and dc. The value
for SNR is expressed in decibels.




Spurious-Free Dynamic Range (SFDR)
SFDR is the difference in dB between the rms amplitude of the
input signal and the peak spurious signal.
Temperature Drift
The temperature drift for zero error and gain error specifies the
maximum change from the initial (25C) value to the value at
TMIN or TMAX.
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the first six harmonic com-
ponents to the rms value of the measured input signal and is
expressed as a percentage or in decibels.
Two-Tone SFDR
The ratio of the rms value of either input tone to the rms value
of the peak spurious component. The peak spurious component
may or may not be an IMD product. It may be reported in dBc
(i.e., degrades as signal levels are lowered) or in dBFS (always
related back to converter full scale).

AD9215 Data Sheet

Rev. B | Page 10 of 36
TYPICAL PERFORMANCE CHARACTERISTICS
AVDD = 3.0 V, DRVDD = 2.5 V with DCS enabled, TA = 25C, 2 V differential input, AIN = 0.5 dBFS, VREF = 1.0 V, unless
otherwise noted.
0
2
8
7
4
-
A
-
0
6
2
120
0
20
40
60
80
100
0 52.50 45.94 39.38 32.81 26.25 19.69 13.13 6.56
A
M
P
L
I
T
U
D
E

(
d
B
F
S
)
FREQUENCY (MHz)
A
IN
= 0.5dBFS
SNR = 58.0
ENOB = 9.4 BITS
SFDR = 75.5dB

Figure 9. Single-Tone 32k FFT with fIN = 10.3 MHZ, fSAMPLE = 105 MSPS
0
2
8
7
4
-
A
-
0
6
3
120
0
20
40
60
80
100
0 52.50 45.94 39.38 32.81 26.25 19.69 13.13 6.56
A
M
P
L
I
T
U
D
E

(
d
B
F
S
)
FREQUENCY (MHz)
A
IN
= 0.5dBFS
SNR = 57.8
ENOB = 9.4 BITS
SFDR = 75.0dB

Figure 10. Single-Tone 32k FFT with fIN = 70.3 MHz, fSAMPLE = 105 MSPS
0
2
8
7
4
-
A
-
0
6
5
120
0
20
40
60
80
100
0 52.50 45.94 39.38 32.81 26.25 19.69 13.13 6.56
A
M
P
L
I
T
U
D
E

(
d
B
F
S
)
FREQUENCY (MHz)
A
IN
= 0.5dBFS
SNR = 57.7
ENOB = 9.3 BITS
SFDR = 75dB

Figure 11. Single-Tone 32k FFT with fIN = 100.3 MHz, fSAMPLE = 105 MSPS
0
2
8
7
4
-
A
-
0
1
2
ENCODE (MSPS)
d
B
70
75
80
65
60
55
50
5 15 25 35 45 55 65 75 85
AIN = 0.5dBFS
1V p-p SFDR (dBc)
2V p-p SFDR (dBc)
1V p-p SNR (dB)
2V p-p SNR (dB)

Figure 12. AD9215-80 SNR/SFDR vs. fSAMPLE, fIN = 10.3 MHz
0
2
8
7
4
-
A
-
0
1
3
ENCODE (MSPS)
d
B
70
75
80
65
60
55
50
5 15 25 35 45 55 65
AIN = 0.5dBFS
2V p-p SFDR (dBc)
1V p-p SFDR (dBc)
1V p-p SNR (dB)
2V p-p SNR (dB)

Figure 13. AD9215-65 SNR/SFDR vs. fSAMPLE, fIN = 10.3 MHz
0
2
8
7
4
-
A
-
0
6
6
55
60
65
70
75
80
85
0 100 80 60 40 20
d
B
f
SAMPLE
(MSPS)
2V p-p SFDR
2V p-p SNR

Figure 14. AD9215-105 SNR/SFDR vs. fSAMPLE, fIN = 10.3 MHz
Data Sheet AD9215

Rev. B | Page 11 of 36
0
2
8
7
4
-
A
-
0
1
4
ANALOG INPUT LEVEL
d
B
40
50
60
70
80
30
20
10
0
50 40 45 35 25 30 10 15 20 5 0
2V p-p SNR (dB)
2V p-p SFDR (dBc)
1V p-p SFDR (dBc)
1V p-p SNR (dB)
80dB REFERENCE LINE

Figure 15. AD9215-80 SNR/SFDR vs.
Analog Input Drive Level, fSAMPLE = 80 MSPS, fIN = 39.1 MHz
0
2
8
7
4
-
A
-
0
6
7
0
80
70
60
50
40
30
20
10
90 80 70 60 50 40 30 20 10 0
d
B
ANALOG INPUT LEVEL (dBFS)
2V p-p
SNR
1V p-p SNR
2 SFDR dBc
1V p-p SFDR (dBc)
70dBFS
REFERENCE LINE

Figure 16. AD9215-105 SNR/SFDR vs.
Analog Input Drive Level, fSAMPLE = 105 MSPS, fIN = 50.3 MHz
0
2
8
7
4
-
A
-
0
1
5
ANALOG INPUT LEVEL
d
B
40
50
60
70
80
30
20
10
0
50 40 45 35 25 30 10 15 20 5 0
2V p-p SNR (dB)
2V p-p SFDR (dBc)
1V p-p SFDR (dBc)
1V p-p SNR (dB)
80dB REFERENCE LINE

Figure 17. AD9215-65 SNR/SFDR vs.
Analog Input Drive Level, fSAMPLE = 65 MSPS, fIN = 30.3 MHz
0
2
8
7
4
-
A
-
0
7
2
50
55
60
65
70
75
80
0 50 100 150 200 250 300
SFDR
SNR
d
B
FREQUENCY (MHz)

Figure 18. AD9215-105 SNR/SFDR vs.
fIN, AIN = 0.5 dBFS, fSAMPLE = 105 MSPS
0
2
8
7
4
-
A
-
0
1
6
f
IN
(MHz)
d
B
50
55
60
65
70
75
80
85
0 100 50 150 250 200 300
2V p-p SNR (dB)
2V p-p SFDR (dBc)

Figure 19. AD9215-80 SNR/SFDR vs.
fIN, AIN = 0.5 dBFS, fSAMPLE = 80 MSPS
0
2
8
7
4
-
A
-
0
1
7
ANALOG INPUT (MHz)
d
B
50
55
60
65
70
75
80
0 100 50 150 250 200 300
2V p-p SNR (dB)
2V p-p SFDR (dBc)

Figure 20. AD9215-65 SNR/SFDR vs.
fIN, AIN = 0.5 dBFS, fSAMPLE = 65 MSPS
AD9215 Data Sheet

Rev. B | Page 12 of 36
0
2
8
7
4
-
A
-
0
6
0
FREQUENCY (MHz)
d
B
120
100
80
60
40
20
0
0 52.500 39.375 26.250 13.125
A
IN1
, A
IN2
= 7dBFS
SFDR = 74dBc
Figure 21. Two-Tone 32k FFT with fIN1 = 70.1 MHz,
and fIN2 = 71.1 MHz, fSAMPLE = 105 MSPS
0
2
8
7
4
-
A
-
0
6
1
FREQUENCY (MHz)
d
B
120
100
80
60
40
20
0
0 52.500 39.375 26.250 13.125
A
IN1
, A
IN2
= 7dBFS
SFDR = 74dBc
Figure 22. Two-Tone 32k FFT with fIN1 = 100.3 MHz,
and fIN2 = 101.3 MHz, fSAMPLE = 105 MSPS
0
2
8
7
4
-
A
-
0
6
8
0
80
70
60
50
40
30
20
10
65 55 45 35 25 15 5
d
B
AIN1, AIN2 (dBFS)
SFDR
80dBFS REFERENCE LINE
Figure 23. AD9215-105 Two-Tone SFDR vs. AIN,
fIN1 = 70.1 MHz, and fIN2 = 71.1 MHz, fSAMPLE = 105 MSPS
0
2
8
7
4
-
A
-
0
7
3
0
80
70
60
50
40
30
20
10
60 5 10 15 20 25 30 35 40 45 50 55
d
B
A
IN
(dBFS)
SFDR
80dBFS REFERENCE LINE
Figure 24. AD9215-80 Two-Tone SFDR vs. AIN, fIN1 = 100.3 MHz, and fIN2 =
101.3 MHz, fSAMPLE = 105 MSPS
0
2
8
7
4
-
A
-
0
6
9
30
80
75
70
65
60
55
50
45
40
35
20 30 40 50 60 70 80
d
B
CLOCK DUTY CYCLE HIGH (%)
SFDR DCS ON
SFDR DCS OFF
SNR DCS ON
SNR DCS OFF
Figure 25. SINAD, SFDR vs.
Clock Duty Cycle, fSAMPLE = 105 MSPS, fIN = 50.3 MH
0
2
8
7
4
-
A
-
0
7
0
50
55
60
65
70
75
80
40 20 0 20 40 60 80
d
B
c
TEMPERATURE (C)
2V p-p SFDR (dBc)
1V p-p SFDR (dBc)
2V p-p SINAD
1V p-p SINAD
Figure 26. SINAD, SFDR vs. Temperature,
fSAMPLE = 105 MSPS, fIN = 50 MHz
Data Sheet AD9215

Rev. B | Page 13 of 36
0
2
8
7
4
-
A
-
0
2
5
TEMPERATURE (C)
G
A
I
N

E
R
R
O
R

(
p
p
m
/

C
)
10
20
30
0
40
40
30
20
10
40 20 0 20 60 40 80

Figure 27. Gain vs. Temperature External 1 V Reference
0
2
8
7
4
-
A
-
0
6
4
0.5
0.4
0.3
0.2
0.1
0
0.1
0.2
0.3
0.4
0.5
1024 896 768 640 512 384 256 128 0
D
N
L

(
L
S
B
)
CODE

Figure 28. AD9215-105 Typical DNL, fSAMPLE = 105 MSPS, fIN = 2.3 MHz
0
2
8
7
4
-
A
-
0
7
4
0.6
0.4
0.2
0
0.2
0.4
0.6
1024 896 768 640 512 384 256 128 0
I
N
L

(
L
S
B
)
CODE

Figure 29. AD9215-105 Typical INL, fSAMPLE = 105 MSPS, fIN = 2.3 MHz



AD9215 Data Sheet

Rev. B | Page 14 of 36
APPLYING THE AD9215 THEORY OF OPERATION
The AD9215 architecture consists of a front-end SHA followed
by a pipelined switched capacitor ADC. Each stage provides
sufficient overlap to correct for flash errors in the preceding
stages. The quantized outputs from each stage are combined
into a final 10-bit result in the digital correction logic. The pipe-
lined architecture permits the first stage to operate on a new
input sample, while the remaining stages operate on preceding
samples. Sampling occurs on the rising edge of the clock.
The input stage contains a differential SHA that can be config-
ured as ac-coupled or dc-coupled in differential or single-ended
modes. Each stage of the pipeline, excluding the last, consists of
a low resolution flash ADC connected to a switched capacitor
DAC and interstage residue amplifier (MDAC). The residue
amplifier magnifies the difference between the reconstructed
DAC output and the flash input for the next stage in the pipe-
line. Redundancy is used in each one of the stages to facilitate
digital correction of flash errors.
The output-staging block aligns the data, carries out the error
correction, and passes the data to the output buffers. The output
buffers are powered from a separate supply, allowing adjust-
ment of the output voltage swing. During power-down, the
output buffers go into a high impedance state.
Analog Input and Reference Overview
The analog input to the AD9215 is a differential switched
capacitor SHA that has been designed for optimum perfor-
mance while processing a differential input signal. The SHA
input can support a wide common-mode range and maintain
excellent performance, as shown in Figure 31. An input com-
mon-mode voltage of midsupply minimizes signal-dependent
errors and provides optimum performance.
0
2
8
7
4
-
A
-
0
2
8
H
H
VIN+
VIN
C
PAR
C
PAR
T
T
0.5pF
0.5pF
T
T

Figure 30. Switched-Capacitor SHA Input
The clock signal alternatively switches the SHA between sample
mode and hold mode (see Figure 30). When the SHA is
switched into sample mode, the signal source must be capable
of charging the sample capacitors and settling within one-half
of a clock cycle. A small resistor in series with each input can
help reduce the peak transient current required from the output
stage of the driving source. Also, a small shunt capacitor can be
placed across the inputs to provide dynamic charging currents.
This passive network creates a low-pass filter at the ADCs in-
put; therefore, the precise values are dependent upon the appli-
cation. In IF undersampling applications, any shunt capacitors
should be removed. In combination with the driving source
impedance, they would limit the input bandwidth.
The analog inputs of the AD9215 are not internally dc biased.
In ac-coupled applications, the user must provide this bias ex-
ternally. VCM = AVDD/2 is recommended for optimum perfor-
mance, but the device functions over a wider range with rea-
sonable performance (see Figure 31).
0
2
8
7
4
-
A
-
0
7
1
40
45
50
55
60
65
70
75
80
85
0.25 0.75 1.25 1.75 2.25 2.75
d
B
ANALOG INPUT COMMON-MODE VOLTAGE (V)
2V p-p SFDR
2V p-p SNR

Figure 31. AD9215-105 SNR, SFDR vs. Common-Mode Voltage
For best dynamic performance, the source impedances driving
VIN+ and VIN should be matched such that common-mode
settling errors are symmetrical. These errors are reduced by the
common-mode rejection of the ADC.
An internal differential reference buffer creates positive and
negative reference voltages, REFT and REFB, respectively, that
define the span of the ADC core. The output common mode of
the reference buffer is set to midsupply, and the REFT and
REFB voltages and span are defined as
REFT = 1/2 (AVDD + VREF)
REFB = 1/2 (AVDD VREF)
Span = 2 (REFT REFB) = 2 VREF
It can be seen from the equations above that the REFT and
REFB voltages are symmetrical about the midsupply voltage
and, by definition, the input span is twice the value of the VREF
voltage.
The internal voltage reference can be pin-strapped to fixed val-
ues of 0.5 V or 1.0 V or adjusted within the same range as dis-
cussed in the Internal Reference Connection section. Maximum
SNR performance is achieved with the AD9215 set to the largest
input span of 2 V p-p. The relative SNR degradation is 3 dB
Data Sheet AD9215

Rev. B | Page 15 of 36
when changing from 2 V p-p mode to 1 V p-p mode.
The SHA may be driven from a source that keeps the signal
peaks within the allowable range for the selected reference volt-
age. The minimum and maximum common-mode input levels
are defined as
VCMMIN = VREF/2
VCMMAX = (AVDD + VREF)/2
The minimum common-mode input level allows the AD9215 to
accommodate ground-referenced inputs.
Although optimum performance is achieved with a differential
input, a single-ended source may be driven into VIN+ or VIN.
In this configuration, one input accepts the signal, while the
opposite input should be set to midscale by connecting it to an
appropriate reference. For example, a 2 V p-p signal may be
applied to VIN+ while a 1 V reference is applied to VIN. The
AD9215 then accepts a signal varying between 2 V and 0 V. In
the single-ended configuration, distortion performance may
degrade significantly as compared to the differential case. How-
ever, the effect is less noticeable at lower input frequencies.
Differential Input Configurations
As previously detailed, optimum performance is achieved while
driving the AD9215 in a differential input configuration. For
baseband applications, the AD8138 differential driver provides
excellent performance and a flexible interface to the ADC. The
output common-mode voltage of the AD8138 is easily set to
AVDD/2, and the driver can be configured in a Sallen Key filter
topology to provide band limiting of the input signal.
0
2
8
7
4
-
A
-
0
3
0
AD8138
AD9215
VIN+
VIN
AVDD
AGND
1V p-p
R
R
C
C
499
499
499
523
49.9
1k
1k 0.1F
V
CM

Figure 32. Differential Input Configuration Using the AD8138
At input frequencies in the second Nyquist zone and above, the
performance of most amplifiers is not adequate to achieve the
true performance of the AD9215. This is especially true in IF
undersampling applications where frequencies in the 70 MHz to
200 MHz range are being sampled. For these applications, differ-
ential transformer coupling is the recommended input configura-
tion. The value of the shunt capacitor is dependant on the input
frequency and source impedance and should be reduced or re-
moved. An example of this is shown in Figure 33.
0
2
8
7
4
-
A
-
0
3
1
AD9215
VIN+
VIN
AVDD
AGND
2Vp-p
R
R
C
C
49.9
0.1F
AVDD
1k
1k

Figure 33. Differential Transformer-Coupled Configuration
The signal characteristics must be considered when selecting a
transformer. Most RF transformers saturate at frequencies
below a few MHz, and excessive signal power can also cause
core saturation, which leads to distortion.
Single-Ended Input Configuration
A single-ended input may provide adequate performance in
cost-sensitive applications. In this configuration, there is a deg-
radation in SFDR and distortion performance due to the large
input common-mode swing. However, if the source impedances
on each input are kept matched, there should be little effect on
SNR performance. Figure 34 details a typical single-ended input
configuration.
0
2
8
7
4
-
A
-
0
3
2
2V p-p
R
R
C
C 49.9
0.1F
10F
10F 0.1F
AD9215
VIN+
VIN
AVDD
AGND
AVDD
1k
1k
1k
1k

Figure 34. Single-Ended Input Configuration
CLOCK INPUT AND CONSIDERATIONS
Typical high speed ADCs use both clock edges to generate a
variety of internal timing signals, and as a result may be sensi-
tive to clock duty cycle. Commonly, a 5% tolerance is required
on the clock duty cycle to maintain dynamic performance char-
acteristics. The AD9215 contains a clock duty cycle stabilizer
that retimes the nonsampling edge, providing an internal clock
signal with a nominal 50% duty cycle. This allows a wide range
of clock input duty cycles without affecting the performance of
the AD9215. As shown in Figure 25, noise and distortion per-
formance are nearly flat over a 50% range of duty cycle. For best
ac performance, enabling the duty cycle stabilizer is recom-
mended for all applications.
The duty cycle stabilizer uses a delay-locked loop (DLL) to cre-
ate the nonsampling edge. As a result, any changes to the sam-
pling frequency require approximately 100 clock cycles to allow
the DLL to acquire and lock to the new rate.



AD9215 Data Sheet

Rev. B | Page 16 of 36
Table 7. Reference Configuration Summary

Selected Mode
External SENSE
Connection
Internal Op Amp
Configuration
Resulting VREF
(V)
Resulting Differential Span
(V p-p)
Externally Supplied Reference AVDD N/A N/A 2 External Reference
Internal 0.5 V Reference VREF Voltage Follower (G = 1) 0.5 1.0
Programmed Variable
Reference
External Divider Noninverting (1 < G < 2) 0.5 (1 + R2/R1) 2 VREF
Internally Programmed 1 V
Reference
AGND to 0.2 V Internal Divider 1.0 2.0

Table 8. Digital Output Coding
Code VIN+ VIN Input Span =
2 V p-p (V)
VIN+ VIN Input Span =
1 V p-p (V)
Digital Output Offset Binary
(D9D0)
Digital Output Twos
Complement (D9D0)
1023 1.000 0.500 11 1111 1111 01 1111 1111
512 0 0 10 0000 0000 00 0000 0000
511 0.00195 0.000978 01 1111 1111 11 1111 1111
0 1.00 0.5000 00 0000 0000 10 0000 0000

High speed, high resolution ADCs are sensitive to the quality
of the clock input. The degradation in SNR at a given full-scale
input frequency (fINPUT) due only to aperture jitter (tA) can be
calculated with the following equation
SNR Degradation = 20 log10 [2 fINPUT tA]
In the equation, the rms aperture jitter, tA, represents the root-
sum square of all jitter sources, which include the clock input,
analog input signal, and ADC aperture jitter specification.
Undersampling applications are particularly sensitive to jitter.
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the
AD9215. Power supplies for clock drivers should be separated
from the ADC output driver supplies to avoid modulating the
clock signal with digital noise. Low jitter, crystal-controlled
oscillators make the best clock sources. If the clock is generated
from another type of source (by gating, dividing, or other
methods), it should be retimed by the original clock at the last
step.
Power Dissipation and Standby Mode
As shown in Figure 35, the power dissipated by the AD9215 is
proportional to its sample rate. The digital power dissipation
does not vary substantially between the three speed grades
because it is determined primarily by the strength of the digital
drivers and the load on each output bit. The maximum DRVDD
current can be calculated as
IDRVDD = VDRVDD CLOAD fCLOCK N
where N is the number of output bits, 10 in the case of the
AD9215. This maximum current is for the condition of every
output bit switching on every clock cycle, which can only occur
for a full-scale square wave at the Nyquist frequency, fCLOCK/2. In
practice, the DRVDD current is established by the average
number of output bits switching, which are determined by the
encode rate and the characteristics of the analog input signal.
Digital power consumption can be minimized by reducing the
capacitive load presented to the output drivers. The data in Fig-
ure 35 was taken with a 5 pF load on each output driver.
0
2
8
7
4
-
A
-
0
7
5
15
35
30
25
20
40
105 5 15 25 35 45 55 65 75 85 95
I
A
V
D
D

(
m
A
)
I
D
R
V
D
D
1
1
3
5
7
9
11
13
15
f
SAMPLE
(MSPS)
AD9215-105 I
AVDD
AD9215-65/80 I
AVDD
I
DRVDD

Figure 35. Supply Current vs. fSAMPLE for fIN = 10.3 MHz
The analog circuitry is optimally biased so that each speed
grade provides excellent performance while affording reduced
power consumption. Each speed grade dissipates a baseline
power at low sample rates that increases linearly with the clock
frequency.
By asserting the PDWN pin high, the AD9215 is placed in
standby mode. In this state, the ADC typically dissipates 1 mW
if the CLK and analog inputs are static. During standby, the
output drivers are placed in a high impedance state. Reasserting
the PDWN pin low returns the AD9215 into its normal opera-
tional mode.
In standby mode, low power dissipation is achieved by shutting
down the reference, reference buffer, and biasing networks. The
Data Sheet AD9215

Rev. B | Page 17 of 36
decoupling capacitors on REFT and REFB are discharged when
entering standby mode and then must be recharged when
returning to normal operation. As a result, the wake-up time is
related to the time spent in standby mode, and shorter standby
cycles result in proportionally shorter wake-up times. With the
recommended 0.1 F and 10 F decoupling capacitors on REFT
and REFB, it takes approximately one second to fully discharge
the reference buffer decoupling capacitors and 7 ms to restore
full operation.
Digital Outputs
The AD9215 output drivers can be configured to interface with
2.5 V or 3.3 V logic families by matching DRVDD to the digital
supply of the interfaced logic. The output drivers are sized to
provide sufficient output current to drive a wide variety of logic
families. However, large drive currents tend to cause current
glitches on the supplies that may affect converter performance.
Applications requiring the ADC to drive large capacitive loads
or large fanouts may require external buffers or latches.
Timing
The AD9215 provides latched data outputs with a pipeline delay
of five clock cycles. Data outputs are available one propagation
delay (tOD) after the rising edge of the clock signal. Refer to Fig-
ure 2 for a detailed timing diagram.
The length of the output data lines and loads placed on them
should be minimized to reduce transients within the AD9215;
these transients can detract from the converters dynamic per-
formance.
The lowest typical conversion rate of the AD9215 is 5 MSPS. At
clock rates below 5 MSPS, dynamic performance may degrade.
Voltage Reference
A stable and accurate 0.5 V voltage reference is built into the
AD9215. The input range can be adjusted by varying the refer-
ence voltage applied to the AD9215, using either the internal
reference or an externally applied reference voltage. The input
span of the ADC tracks reference voltage changes linearly. Max-
imum SNR and DNL performance is achieved with the AD9215
set to the largest input span of 2 V p-p.
Internal Reference Connection
A comparator within the AD9215 detects the potential at the
SENSE pin and configures the reference into four possible
states, which are summarized in Table 1. If SENSE is grounded,
the reference amplifier switch is connected to the internal resis-
tor divider (see Figure 36), setting VREF to 1 V. Connecting the
SENSE pin to the VREF pin switches the amplifier output to the
SENSE pin, configuring the internal op amp circuit as a voltage
follower and providing a 0.5 V reference output. If an external
resistor divider is connected as shown in Figure 37, the switch is
again set to the SENSE pin. This puts the reference amplifier in a
noninverting mode with the VREF output defined as
|
.
|

\
|
+ =
R1
R2
VREF 1 5 . 0
0
2
8
7
4
-
A
-
0
3
4
10F
+
0.1F
VREF
SENSE
0.5V
7kO
7kO
AD9215
VIN
VIN+
REFT
0.1F
0.1F 10F
0.1F
REFB
SELECT
LOGIC
ADC
CORE

Figure 36. Internal Reference Configuration
In all reference configurations, REFT and REFB drive the ADC
conversion core and establish its input span. The input range of
the ADC always equals twice the voltage at the reference pin for
either an internal or an external reference.
0
2
8
7
4
-
A
-
0
3
5
10F
+
0.1F
VREF
R2
R1
SENSE
0.5V
AD9215
VIN
VIN+
REFT
0.1F
0.1F 10F
0.1F
REFB
SELECT
LOGIC
ADC
CORE

Figure 37. Programmable Reference Configuration
If the internal reference of the AD9215 is used to drive multiple
converters to improve gain matching, the loading of the refer-
ence by the other converters must be considered. Figure 38 de-
picts how the internal reference voltage is affected by loading.
AD9215 Data Sheet

Rev. B | Page 18 of 36
0
2
8
7
4
-
A
-
0
3
6
I
LOAD
(mA)
V
R
E
F

E
R
R
O
R

(
%
)
0
0.05
0.25
0.20
0.15
0.10
0.05
0 0.5 1.0 1.5 2.0 2.5 3.0
VREF = 0.5V
VREF = 1.0V

Figure 38. VREF Accuracy vs. Load
External Reference Operation
The use of an external reference may be necessary to enhance
the gain accuracy of the ADC or improve thermal drift charac-
teristics. When multiple ADCs track one another, a single refer-
ence (internal or external) may be necessary to reduce gain
matching errors to an acceptable level. A high precision external
reference may also be selected to provide lower gain and offset
temperature drift. Figure 39 shows the typical drift characteris-
tics of the internal reference in both 1 V and 0.5 V modes.
0
2
8
7
4
-
A
-
0
3
7
TEMPERATURE (C)
V
R
E
F

E
R
R
O
R

(
%
)
0.4
0.5
0.6
0.3
0.2
0.1
0
40 20 0 20 40 60 80
VREF = 1.0V
VREF = 0.5V

Figure 39. Typical VREF Drift
When the SENSE pin is tied to AVDD, the internal reference is
disabled, allowing the use of an external reference. An internal
reference buffer loads the external reference with an equivalent
7 k load. The internal buffer still generates the positive and
negative full-scale references, REFT and REFB, for the ADC
core. The input span is always twice the value of the reference
voltage; therefore, the external reference must be limited to a
maximum of 1 V.
Operational Mode Selection
As discussed earlier, the AD9215 can output data in either offset
binary or twos complement format. There is also a provision for
enabling or disabling the clock duty cycle stabilizer (DCS). The
MODE pin is a multilevel input that controls the data format
and DCS state. For best ac performance, enabling the duty cycle
stabilizer is recommended for all applications. The input
threshold values and corresponding mode selections are out-
lined in Table 9.
As detailed in Table 9, the data format can be selected for either
offset binary or twos complement.
Table 9. Mode Selection
MODE Voltage Data Format Duty Cycle Stabilizer
AVDD Twos Complement Disabled
2/3 AVDD Twos Complement Enabled
1/3 AVDD Offset Binary Enabled
AGND (Default) Offset Binary Disabled
The MODE pin is internally pulled down to AGND by a 20 k
resistor.
EVALUATION BOARD
The AD9215 evaluation board is no longer in production. The
following evaluation board documentation is provided for in-
formational purposes only.
The AD9215 evaluation board provides all of the support cir-
cuitry required to operate the ADC in its various modes and
configurations. The converter can be driven differentially
through an AD8351 driver, a transformer, or single-ended. Sep-
arate power pins are provided to isolate the DUT from the sup-
port circuitry. Each input configuration can be selected by
proper connection of various jumpers (refer to the schematics).
Figure 40 shows the typical bench characterization setup used
to evaluate the ac performance of the AD9215. It is critical that
signal sources with very low phase noise (<1 ps rms jitter) be
used to realize the ultimate performance of the converter. Prop-
er filtering of the input signal, to remove harmonics and lower
the integrated noise at the input, is also necessary to achieve the
specified noise performance.
Complete schematics and layout plots follow that demonstrate
the proper routing and grounding techniques that should be
applied at the system level.
0
2
8
7
4
-
A
-
0
3
8
R AND S SMG, 2V p-p
SIGNAL SYNTHESIZER
R AND S SMG, 2V p-p
SIGNAL SYNTHESIZER
REFIN
10MHz
REFOUT
BAND-PASS
FILTER
3.0V
+ + + +
2.5V 5.0V
AVDD DRVDD GND GND V
DL
VAMP
XFMR
INPUT
CLK
P12
AD9215
EVALUATION BOARD
DATA
CAPTURE
AND
PROCESSING
2.5V

Figure 40. Evaluation Board Connections
Data Sheet AD9215

Rev. B | Page 19 of 36
0
2
8
7
4
-
A
-
0
3
9
2
9
1
2
3
4
5
6
P
1
3
P
1
4
X
F
R
I
N
1
O
P
T
I
O
N
A
L

X
F
R
T
2
F
T

C
1

1
3
N
C
C
T
1
T
1
A
D
T
1

1
W
T
62
3
4
5
1
2
3
4 5
R

S
I
N
G
L
E

E
N
D
E
D
R
1
8
2
5

R
3
,

R
1
7
,

R
1
8
O
N
L
Y

O
N
E

S
H
O
U
L
D

B
E
O
N

B
O
A
R
D

A
T

A

T
I
M
E E
X
T
R
E
F
1
V

M
A
X

E
1
R
1
1
0
k

R
9
1
0
k

0
.
1

F
C
1
2
C
9
0
.
1
0

F
G
N
D
G
N
D
G
N
D
G
N
D
G
N
D
A
V
D
D
C
2
9
1
0

F
C
1
1
0
.
1

F
C
7
0
.
1

F
G
N
D
G
N
D
A
V
D
D
P
7
A
B
C
D
P
9
P
8
P
1
1
P
1
0
E
C
1
3
0
.
1
0

F
C
2
2
1
0

F
P
6P
1
P
3
P
4
1
23
4
G
N
D
G
N
D C
8
0
.
1

F
P
5
2
M
O
D
E
2
5
2
6
2
7
2
8
3
0
3
1
3
2
2 4
2 3
2 2
2 1
2 0
1 9
1 8
1 7
1
2
3
4
5
6
7
8
R
E
F
B
R
E
F
T
A
G
N
D
V
I
N
+
A
G
N
D
A
V
D
D
A
V
D
D
V
I
N

A
D
9
2
1
5
U
4
V R E F
S E N S E
M O D E
D 9
O R
D 8
D 7
D 6
D
R
V
D
D
D
G
N
D
D
5
D
3
D
4
D
2
D
1
D
0
1
6
1
5
1
4
1
3
1
2
1
1
1
09
D N C
C L K
D N C
D N C
D N C
D N C
D N C
P D W N
(
L
S
B
)
D
R
V
D
D
G
N
D
12345678 12345678
1
6
1
5
1
4
1
3
1
2
1
1
1
09
1
6
1
5
1
4
1
3
1
2
1
1
1
09
O
R
X
D
1
3
X
D
1
2
X
D
1
0
X
D
1
1
X
D
9
X
D
8
X
D
7
X
D
6
X
D
5
X
D
4
X
D
2
X
D
3
X
D
1
X
D
0
X
(
M
S
B
)
O
V
E
R
R
A
N
G
E

B
I
T
A V D D
G N D
D R V D D
V D L
G N D
V A M P
P 2
G
N
D
H
1
M
T
H
O
L
E
6
H
2
M
T
H
O
L
E
6
H
3
M
T
H
O
L
E
6
H
4
M
T
H
O
L
E
6
3 . 0 V
2 . 5 V
2 . 5 V
5 . 0 V
R
P
2

2
2
0

R
P
1

2
2
0

S
E
N
S
E

P
I
N

S
O
L
D
E
R
A
B
L
E

J
U
M
P
E
R
:
E

T
O

A
:

E
X
T
E
R
N
A
L

V
O
L
T
A
G
E

D
I
V
I
D
E
R
E

T
O

B
:

I
N
T
E
R
N
A
L

1
V

R
E
F
E
R
E
N
C
E

(
D
E
F
A
U
L
T
)
E

T
O

C
:

E
X
T
E
R
N
A
L

R
E
F
E
R
E
N
C
E
E

T
O

D
:

I
N
T
E
R
N
A
L

0
.
5
V

R
E
F
E
R
E
N
C
E
M
O
D
E

P
I
N

S
O
L
D
E
R
A
B
L
E

J
U
M
P
E
R
:
5

T
O

1
:

T
W
O
S

C
O
M
P
L
E
M
E
N
T
/
D
C
S

O
F
F
5

T
O

2
:

T
W
O
S

C
O
M
P
L
E
M
E
N
T
/
D
C
S

O
N
5

T
O

3
:

O
F
F
S
E
T

B
I
N
A
R
Y
/
D
C
S

O
N
5

T
O

4
:

O
F
F
S
E
T

B
I
N
A
R
Y
/
D
C
S

O
F
F
G
N
D
R
8
1
k

C
L
K
A
V
D
D
G
N
D
R
2
5
1
k

R
1
3
1
k

R
1
5
3
3

A
V
D
D
G
N
D
G
N
D
G
N
D
C
1
9
1
0
p
F
O
R

L
1
F
O
R

F
I
L
T
E
R
G
N
D
A
V
D
D
R
4
3
3

R
3
6
1
k

R
2
6
1
k

G
N
D
A
V
D
D
A
V
D
D
G
N
D
G
N
D
V
I
N
+
V
I
N

C
2
1
S
E
L
E
C
T
C
2
3
S
E
L
E
C
T
R
2
X
X
R
1
0
3
6

R
1
2
0

A
M
P
I
N
X
O
U
T
G
N
D
X
O
U
T
B
R
3
0

R
1
1
3
6

C
5
0
.
1

F
C
2
6
1
0
p
F
E

4
5
C
1
6
0
.
1

F
R
4
2
0

C
6
0
.
1

F
G
N
D
G
N
D
A
M
P
A
M
P
I
N
B
C
1
5
0
.
1

F
L
1

1
0
0
G
N
D
P
R
I
S
E
C
P
R
I
S
E
C
G
N
D
C
1
8
0
.
1
0

F
X

F
R
I
N
X
O
U
T
B
C
T
X
O
U
T
J
1
R
5
1
k

R
7
1
k

R
6
1
k

Figure 41. LFCSP Evaluation Board Schematic, Analog Inputs and DUT
AD9215 Data Sheet

Rev. B | Page 20 of 36
0
2
8
7
4
-
A
-
0
4
0
D
R
X
D
1
3
X
G
N
D
D
2
X
D
1
X
G
N
D
D
0
X
D
1
1
X
D
1
2
X
D
R
V
D
D
D
1
0
X
D
9
X
G
N
D
D
8
X
D
7
X
D
5
X
D
6
X
G
N
D
D
4
X
D
3
X
D
R
V
D
D
2
C
L
K
2
D
B
2
D
7
G
N
D
2
D
6
2
D
5
1
D
2
1
D
1
1
C
L
K

1
2
D
4
V
C
C
2
D
3
G
N
D
2
D
2
2
D
1
1
D
7
1
D
6
1
D
5
1
D
8
G
N
D
1
D
4
1
D
3
G
N
D
2
O
E
2
Q
B
2
Q
7
2
Q
6
2
Q
5
1
Q
2
1
Q
1
1
O
E
2
Q
4
2
Q
3
G
N
D
G
N
D
2
Q
2
2
Q
1
1
Q
8
1
Q
7
1
Q
5
G
N
D
V
C
C
V
C
C
V
C
C
1
Q
6
1
Q
4
1
Q
3
G
N
D
2
5
2
6
2
7
2
8
2
9
3
0
3
1
3
2
3
3
3
4
3
5
3
6
3
7
3
8
3
9
4
0
4
1
4
2
4
3
4
4
4
5
4
6
4
7
4
8
2
4
2
3
2
2
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
987654321
I
N
O
U
T
C
L
K
A
T
/
D
A
C
U
1
7
4
L
V
T
H
1
6
2
3
7
4
C
L
K
L
A
T
/
D
A
C
G
N
D
G
N
D
D
R
V
D
D
G
N
D
G
N
D
D
R
V
D
D
G
N
D
G
N
D
D
R
Y
M
S
B
L
S
B
2468
1
0
1
2
1
4
1
6
1
8
2
0
2
2
2
4
2
6
2
8
3
0
3
2
3
4
3
6
3
8
4
0
2468
1
0
1
2
1
4
1
6
1
8
2
0
2
2
2
4
2
6
2
8
3
0
3
2
3
4
3
6
3
8
4
0
13579
1
1
1
3
1
5
1
7
1
9
2
1
2
3
2
5
2
7
2
9
3
1
3
3
3
5
3
7
3
9
135791
1
1
3
1
5
1
7
1
9
2
1
2
3
2
5
2
7
2
9
3
1
3
3
3
5
3
7
3
9
G
N
D
D
R
G
N
D
M
S
B
D
R
Y
G
N
D
A
M
P
I
N
A
M
P
I
N
B
G
N
D
V
A
M
P
G
N
D
G
N
D
G
N
D
G
N
D
V
A
M
P
G
N
D
G
N
D
V
A
M
P
G
N
D
P
1
2
H
E
A
D
E
R

4
0
C
2
7
0
.
1

F
C
4
5
0
.
1

F
C
2
8
0
.
1

F
C
3
5
0
.
1
0

F
C
2
4
1
0

F
C
1
7
0
.
1

F
R
1
6
0

R
1
4
2
5

R
4
0
1
0
k

P
W
D
N

1
R
G
P
1

2
I
N
H
I

3
I
N
L
O

4
R
P
G
2

5
R
4
1
1
0
k

R
3
5
2
5

R
3
3
2
5

R
3
4
1
.
2
k

R
1
9
5
0

A
M
P

I
N
A
M
P
R
1
7
0

R
3
8
1
k

R
3
9
1
k

U
3
A
D
8
3
5
1
P
O
W
E
R

D
O
W
N
U
S
E

R
4
0

O
R

R
4
1
C
4
4
0
.
1

F
G
N
D
6

C
O
M
M
7

O
P
L
O
8

O
P
H
I
9

V
P
O
S
1
0

V
O
C
M

Figure 42. LFCSP Evaluation Board, Digital Path
Data Sheet AD9215

Rev. B | Page 21 of 36
0
2
8
7
4
-
A
-
0
4
1
C
1
0
2
2

F
C
4
1
0

F
C
3
1
0

F
C
2
5
1
0

F
C
3
2
0
.
0
0
1

F
C
3
3
0
.
1

F
C
1
4
0
.
0
0
1

F
V
D
L
D
R
V
D
D
A
V
D
D
G
N
D
G
N
D
A
V
D
D
D
U
T

B
Y
P
A
S
S
I
N
G
C
L
O
C
K

T
I
M
I
N
G

A
D
J
U
S
T
M
E
N
T
S
F
O
R

A

B
U
F
F
E
R
E
D

E
N
C
O
D
E

U
S
E

R
2
8
F
O
R

A

D
I
R
E
C
T

E
N
C
O
D
E

U
S
E

R
2
7
A
N
A
L
O
G

B
Y
P
A
S
S
I
N
G
D
I
G
I
T
A
L

B
Y
P
A
S
S
I
N
G
G
N
D
D
R
V
D
D
C
4
1
0
.
1

F
C
2
2
2

F
C
3
0
0
.
0
0
1

F
C
3
1
0
.
1

F
C
4
6
1
0

F
C
3
4
0
.
1

F
C
3
6
0
.
1

F
C
3
8
0
.
0
0
1

F
C
1
0
.
1

F
C
4
7
0
.
1

F
C
4
8
0
.
0
0
1

F
C
4
9
0
.
0
0
1

F
C
2
0
1
0

F
C
3
7
0
.
1

F
C
4
0
0
.
0
0
1

F
G
N
D
G
N
D
V
A
M
P
V
D
L
C
3
9
0
.
0
0
1

F
E
N
C
X
C
L
K
E
N
C
E
N
C
O
D
E
R
2
7
0

R
3
2
1
k

R
2
3
0

R
3
7
2
5

R
2
2
0

R
x
D
N
P
R
2
8
0

E
5
0
E
5
1
E
N
C
V
D
LV
D
L V
D
L E
5
2
E
5
3
E
3
1
E
3
5
E
4
3
E
4
4
G
N
D
G
N
D
G
N
D
P
W
R
G
N
D
C
L
K
L
A
T
/
D
A
C
V
D
L
G
N
D
V
D
L
G
N
D
C
4
3
0
.
1

F
R
3
1
1
k

R
2
0
1
k

R
2
1
1
k

R
2
4
1
k

R
3
0
1
k

R
2
9
5
0

G
N
D
J
2
G
N
D
V
D
L
G
N
D
1
1
Y
U
5
2
Y
3
Y
4
Y
2459
1
0
3678
1
1
1
4
1
2
1
3
7
4
V
C
X
8
6
E
N
C
X
1
B
1
A
2
B
2
A
3
B
3
A
4
B
4
A
D
R
S
C
H
E
M
A
T
I
C

S
H
O
W
S

T
W
O
-
G
A
T
E

D
E
L
A
Y

S
E
T
U
P
.
F
O
R

O
N
E

D
E
L
A
Y

R
E
M
O
V
E

R
2
2

A
N
D

R
3
7
A
T
T
A
C
H

R
x

(
R
x

=

0

)
L
A
T
C
H

B
Y
P
A
S
S
I
N
G

Figure 43. LFCSP Evaluation Board Schematic, Clock Input

AD9215 Data Sheet

Rev. B | Page 22 of 36
0
2
8
7
4
-
A
-
0
4
2

Figure 44. LFCSP Evaluation Board Layout, Primary Side
0
2
8
7
4
-
A
-
0
4
3

Figure 45. LFCSP Evaluation Board Layout, Secondary Side
Data Sheet AD9215

Rev. B | Page 23 of 36
0
2
8
7
4
-
A
-
0
4
4

Figure 46. LFCSP Evaluation Board Layout, Ground Plane
0
2
8
7
4
-
A
-
0
4
5

Figure 47. LFCSP Evaluation Board Layout, Power Plane
AD9215 Data Sheet

Rev. B | Page 24 of 36
0
2
8
7
4
-
A
-
0
4
6

Figure 48. LFCSP Evaluation Board Layout, Primary Silkscreen
0
2
8
7
4
-
A
-
0
4
7

Figure 49. LFCSP Evaluation Board Layout, Secondary Silkscreen















Data Sheet AD9215

Rev. B | Page 25 of 36

Table 10. LFCSP Evaluation Board Bill of Materials (BOM)

Item

Qty

Omit
1


Reference Designator

Device

Package

Value
Recommended Vendor/
Part Number
1 18 C1, C5, C7, C8, C9, C11,
C12, C13, C15, C16, C31, C33,
C34, C36, C37, C41, C43, C47
Chip Capacitor 0603 0.1 F
8 C6, C18, C27, C17,
C28, C35, C45, C44

2 8 C2, C3, C4, C10,
C20, C22, C25, C29
Tantalum Capacitor TAJD 10 F
2 C46, C24,
3 8 C14, C30, C32, C38,
C39 C40, C48, C49
Chip Capacitor 0603 0.001
F

4 1 C19 Chip Capacitor 0603 10 pF
2 C21, C23
5 1 C26 Chip Capacitor 0603 10 pF
6 9 E31, E35, E43, E44,
E50, E51, E52, E53
Header EHOLE Jumper Blocks
2 E1, E45
7 2 J1, J2 SMA Connector/50 SMA
8 1 L1 Inductor 0603 10 nH Coilcraft/0603CS-
10NXGBU
9 1 P2 Terminal Block TB6 Wieland/25.602.2653.0
z5-530-0625-0
10 1 P12 Header Dual 20-Pin RT
Angle
HEADER40 Digi-Key S2131-20-ND
11 5 R3, R12, R23, R18, RX Chip Resistor 0603 0
6 R37, R22, R42, R16, R17, R27
12 2 R4, R15 Chip Resistor 0603 33
13 14 R5, R6, R7, R8, R13, R20, R21, R24,
R25, R26, R30, R31, R32, R36
Chip Resistor 0603 1
14 2 R10, R11 Chip Resistor 0603 36
15 1 R29 Chip Resistor 0603 50
1 R19
16 2 RP1, RR2 Resistor Pack R_742 220 Digi-Key
CTS/742C163220JTR
17 1 T1 ADT1-1WT AWT1-T1 Mini-Circuits
18 1 U1 74LVTH162374 CMOS
Register
TSSOP-48
19 1 U4 AD9215BCP ADC (DUT) CSP-32 Analog Devices, Inc.
20 1 U5 74VCX86M SOIC-14 Fairchild
21 1 PCB AD9XXBCP/PCB PCB Analog Devices, Inc.
22 1 U3 AD8351 Op Amp MSOP-8 Analog Devices, Inc.
23 1 T2 MACOM Transformer ETC1-1-13 1-1 TX MACOM/ETC1-1-13
24 5 R9, R1, R2, R38, R39 Chip Resistor 0603 Select
25 3 R18, R14, R35 Chip Resistor 0603 25
26 2 R40, R41 Chip Resistor 0603 10 k
27 1 R34 Chip Resistor 1.2 k
28 1 R33 Chip Resistor 110

1
These items are included in the PCB design but are omitted at assembly.

AD9215 Data Sheet

Rev. B | Page 26 of 36
0 2 8 7 4 - A - 0 4 8
O
R
X
D
5
X
D
6
X
D
7
X
D
8
X
D
9
X
+
+
A
G
N
D
V
I
N
+
A
V
D
D
C
L
K
M
O
D
E
O
R
P
W
D
N
R
E
F
B
R
E
F
T
S
E
N
S
E
V
R
E
F
V
I
N

A
G
N
D
A
V
D
D
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
D
9
D
R
G
N
D
D
R
V
D
D
D
N
C
D
N
C
P
R
I
S
E
C
C
D
B
A
M
O
D
E

S
E
L
E
C
T
FG EH
M
O
D
E

S
E
L
E
C
T

C
O
N
F
I
G
U
R
A
T
I
O
N
E
:
2
C
/
D
C
S

O
F
F
F
:
2
C
/
D
C
S

O
N
G
:
O
B
/
D
C
S

O
N
H
:
O
B
/
D
C
S

O
F
F
(
L
S
B
)
(
M
S
B
)
O
P
T
I
O
N
A
L
O
P
T
I
O
N
A
L
D
I
F
F
E
R
E
N
T
I
A
L
I
N
P
U
T
A
N
A
L
O
G

I
N
P
U
T

O
P
T
I
O
N
S
1
.

R
6
,

R
3
4

F
O
R

D
I
F
F
E
R
E
N
T
I
A
L

O
P
E
R
A
T
I
O
N
2
.

C
1
,

C
3
3

F
O
R

O
P

A
M
P

O
P
E
R
A
T
I
O
N
3
.

R
7
,

R
4
6
,

R
5
,

C
9
,

C
2
3

F
O
R

S
I
N
G
L
E
-
E
N
D
E
D

O
P
E
R
A
T
I
O
N
C
O
M
M
O
N

M
O
D
E
P
L
E
A
S
E

J
U
M
P
E
R

E
4
5

T
O

E
3
2

D
C

V
O
L
T
A
G
E

A
D
J
U
S
T
O
R

J
U
M
P
E
R

E
4
5

T
O

E
1
2

C
A
P
A
C
I
T
O
R

T
O

G
R
O
U
N
D
O
V
E
R
R
A
N
G
E

B
I
T
E
9
E
1
1
G
N
D
G
N
D
A
V
D
D
A
I
N
A
I
N
A
M
P
J
1
L
1
1
0
n
H
G
N
D
A
V
D
D
E 1 9
E 1 6E 1 7
S
E
N
S
E
G
N
D
V
R
E
F
O
R
1
89 7
1
3 2 1
1
4 56 34
1
0
1
1
1
2
1
7
1
8
1
9
2
0
2
1
2
2
2
5
2
6
2
7
2
8
2
3
2
4
1
6
1
5
D
E
V
I
C
E

=

A
D
9
2
1
5
U
1
P
A
R
T
S

=

1
C
2
9
1
0

F
A
M
P
I
N
A
M
P
I
N
G
N
D
G
N
D
G
N
D
G
N
D
A
V
D
D
G
N
D
A
V
D
D
153
4 2 6
T
1
G
N
D
G
N
D
9 1
0
1
2
1
3
1
4
1
5
2345678 1
1
6
1
1
C
L
K
G
N
D
G
N
D
E
7
E
8
E
2
E
5
E 2 1E 2 0
E 1 8
E 2 2
E 2 3
A
V
D
D
E
1
E
3
E
4
E
6
2345678 1
9 1
0
1
2
1
3
1
4
1
5
1
6
1
1
E
4
5
E
1
2
C
O
M
G
N
D
3 . 0 V
5 . 0 V
2 . 5 V
3 . 0 V
3 . 0 V
V D L
1
3
2
4
P 2
1
3
2
4
V A M P
G N D
V C L K
G N D
G N D
D R V D D
A V D D
A
V
D
D
G
N
D
G
N
D
D
R
V
D
D
G
N
D
N
C
X
D
4
X
D
3
X
D
2
X
D
1
X
D
0
X
N
C
2
X
G
N
D
A
V
D
D
G
N
D
G
N
D
G
N
D
D
R
V
D
D
V
D
L
E 2 9 E 2 8
E 2 7
E 2 6E 2 5
E 2 4
V
C
L
K
A
V
D
D
G
N
D
G
N
D
R
E
F
E
R
E
N
C
E

C
O
N
F
I
G
U
R
A
T
I
O
N
A
:

E
X
T
E
R
N
A
L

V
O
L
T
A
G
E

D
I
V
I
D
E
R

R
E
F
E
R
E
N
C
E
B
:

I
N
T
E
R
N
A
L

1
V

R
E
F
E
R
E
N
C
E
C
:

E
X
T
E
R
N
A
L

R
E
F
E
R
E
N
C
E
D
:

I
N
T
E
R
N
A
L

0
.
5
V

R
E
F
E
R
E
N
C
E

1
V

M
A
X
S
I
N
G
L
E
-
E
N
D
E
D

I
N
P
U
T

O
P
E
R
A
T
I
O
N
1
.

P
L
A
C
E

R
7
(

5
0

)
,

R
5
(

0

)

A
N
D

R
4
6

(
2
5

)
2
.

P
L
A
C
E

C
2
3

(
0
.
1

F
)
,

C
9

(
0
.
1

F
)
3
.

R
E
M
O
V
E

C
3
3
,

C
1
,

R
3
4
,

R
6
,

C
3
2
R
P
2

2
2
0

R
P
1

2
2
0

R
1
1
1
k

R
2
9
1
k

R
2
4
1
k

R
2
1
3
3

R
1
9
3
3

R
4
4
1
k

R
4
5
1
k

R
3
4
0

R
6
0

R
2
5
2
5

R
3
2
3
6

R
3
3
3
6

R
5
0

R
1
6
X
X
R
8
1
k

R
1
0
1
k

R
9
1
k

R
4
1
0
k

R
1
5
1
0
k

R
7
5
0

C
3
2
0
.
1

F
C
7
0
.
0
0
1

F
C
9
0
.
1

F
C
6
0
.
1

F
C
1
6
0
.
1

F
C
1
3
0
.
1

F
C
1
5
0
.
1

F
O
P
T
I
O
N
A
L
E
3
2
G
N
D
A
V
D
D
G
N
D
G
N
D R
3
5
k

R
1
1
0

C
1
4
0
.
1

F
C
1
2
0
.
1

F
C
2
3
0
.
1

F
C
1
1
0
.
1

F
C
5
1
0
p
F
C
8
1
0
p
F
C
1
8
0
.
1

F
C
3
0
0
.
1

F
C
5
2
1
0

F
C
1
7
0
.
1

F

Figure 50. TSSOPP Evaluation Board Schematic, Analog Inputs and DUT
Data Sheet AD9215

Rev. B | Page 27 of 36
C
P
Y
7
Y
6
Y
5
Y
4
Y
3
Y
2
Y
1
Y
0
V
C
C
G
N
D
X
7
X
6
X
5
X
4
X
3
X
2
X
1
X
0
O
E
C
P
Y
7
Y
6
Y
5
Y
4
Y
3
Y
2
Y
1
Y
0
V
C
C
G
N
D
X
7
X
6
X
5
X
4
X
3
X
2
X
1
X
0
O
E
P
2
P
4
P
6
P
8
P
1
0
P
1
2
P
1
4
P
1
6
P
1
8
P
2
0
P
2
2
P
2
4
P
2
6
P
2
8
P
1
P
3
P
5
P
7
P
9
P
1
1
P
1
3
P
1
5
P
1
7
P
1
9
P
2
1
P
2
3
P
2
5
P
2
7
P
3
0
P
2
9
P
3
2
P
3
1
P
3
4
P
3
3
P
3
5
P
3
8
P
3
7
P
4
0
P
3
9
P
3
6
M
S
B
M
S
B
L
S
B
O
U
T

O
F

R
A
N
G
E

B
I
T
S
T
R
A
P

T
H
I
S

A
T

A
S
S
E
M
B
L
Y
U
2
1
1
1
2
1
3
1
4
1
5
1
6
1
7
1
8
1
9
2
0
1
0 9 8 7 6 5 4 3 2 1
U
3
7
4
L
V
T
5
7
4
D
E
V
I
C
E

=

7
4
L
V
T
5
7
4
A
9 1
0
1
2
1
3
1
4
1
5
2345678 1
1
6
1
1
R
P
4
2
2
0

C
L
K
L
A
T
/
D
A
C
C
L
K
L
A
T
/
D
A
C
G
N
D
G
N
D
G
N
D
G
N
D
9 1
0
1
2
1
3
1
4
1
5
2345678 1
1
6
1
1
R
P
3
2
2
0

N
C
X
G
N
D
D
4
XD
3
X
D
2
X
D
1
X
D
0
X
V
D
L
G
N
D
V
D
L
1
1
1
0
2
0
23456789
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
U
4
7
4
L
V
T
5
7
4
D
E
V
I
C
E

=

7
4
L
V
T
5
7
4
A
V
D
L
E
3
0
E
1
4
G
N
D
D
R
X
G
N
D
G
N
D
G
N
D
G
N
D
D
5
X
D
6
X
D
7
X
D
8
X
D
9
X
O
R
X
G
N
D
G
N
D
N
C
2
X
G
N
D
G
N
D
G
N
D
E
1
3
G
N
D
R
G
P
2
I
N
L
O
I
N
H
I
R
G
P
1
P
W
U
P
V
A
M
P
5 4 3 2 1
V
A
M
P
G
N
D
C
O
M
M
O
P
L
O
O
P
H
I
V
P
O
S
V
O
C
M
+
G
N
D
G
N
D
6 7 8 9 1
0
U
6
D
E
V
I
C
E

=

A
D
8
3
5
1
V
A
M
P
G
N
D
G
N
D
A
M
P
R
3
1
1
0
0

R
5
1
2
5

R
5
0
2
5

R
4
9
1
k

R
4
8
1
k

R
2
7
0

R
1
7
0

R
3
0
1
.
2
k

R
3
6
2
5

R
2
0
1
5
0

R
2
2
1
0
k

R
4
7
1
0
k

R
2
8
0

R
2
3
1
0
0

C
4
5
0
.
1

F
C
4
4
0
.
1

F
C
3
1
1
0
p
F
C
4
1
0
.
1

F
C
4
2
0
.
1

F
C
3
3
0
.
1

F
C
1
0
.
1

F
C
4
3
0
.
0
0
1

F
A
M
P
I
N
A
M
P
I
N
C
4
7
1
0

F
0 2 8 7 4 - A - 0 4 9

Figure 51. TSSOP Evaluation Board, Digital Path
AD9215 Data Sheet

Rev. B | Page 28 of 36
0 2 8 7 4 - A - 0 5 0
+
C
2
7
1
0

F
+
C
2
5
1
0

F
C
2
4
0
.
1

F
C
2
6
0
.
1

F
C
3
7
0
.
0
0
1

F
C
3
8
0
.
0
0
1

F
V
D
L
G
N
D
U
3
/
U
4

B
Y
P
A
S
S
I
N
G
+
C
2
0
1
0

F
C
3
6
0
.
1

F
C
3
9
0
.
0
0
1

F
V
C
L
K
G
N
D
U
5

B
Y
P
A
S
S
I
N
G
A
V
D
D

B
Y
P
A
S
S
I
N
G
G
N
D
A
V
D
D
C
4
8
0
.
1

F
C
3
4
0
.
1

F
C
3
5
0
.
0
0
1

F
C
4
9
0
.
0
0
1

F
C
5
1
0
.
1

F
+
C
5
0
1
0

F
G
N
D
G
N
D
D
U
T

B
Y
P
A
S
S
I
N
G
V
C
L
K
+
C
2
2
2

F
V
D
L
+
C
1
0
2
2

F
D
R
V
D
D
+
C
4
1
0

F A
V
D
D
+
C
3
2
2

F
C
4
6
0
.
1

F
D
R
V
D
D
G
N
D
D
U
T

D
R
V
D
D

B
Y
P
A
S
S
I
N
G
C
2
1
0
.
1

F
C
1
9
0
.
0
0
1

F
1
A
1
B
1
Y
2
A
2
B
2
Y
3
A
3
B
3
Y
4
A
4
B
4
Y
P
W
R
G
N
D
E
N
C
O
D
E
S
C
H
E
M
A
T
I
C

S
H
O
W
S

1
-
G
A
T
E

D
E
L
A
Y

S
E
T
U
P
F
O
R

T
W
O
-
G
A
T
E

D
E
L
A
Y

R
E
M
O
V
E

R
E
S
I
S
T
O
R

R
5
2
A
D
D

R
E
S
I
S
T
O
R
S

R
3
8

A
N
D

R
1
8
O
P
T
I
O
N
A
L
E
X
T
E
R
N
A
L

D
A
T
A

R
E
A
D
Y
V
C
L
K
D
R
X
D
R
X
D
R
X
E
N
C
X
12
3
45
6
9
1
0
8
1
2
1
3
1
1
1
4
7
U
5
7
4
V
C
X
8
6
C
L
K
L
A
T
/
D
A
C
J
3
G
N
D
E
5
2
E
5
3
G
N
D
G
N
D
G
N
D
A
V
D
D
E
5
1
E
5
0
G
N
D
E
4
4
E
4
3
V
C
L
K
G
N
D
V
C
L
K
E
N
C
X
E
N
C
C
L
K
G
N
D
V
C
L
K
E
3
6
E
3
5
G
N
D
E
N
C
V
C
L
K
J
4
G
N
D
G
N
D
E
N
C
O
D
E

F
R
O
M

X
O
R
F
O
R

A

B
U
F
F
E
R
E
D

E
N
C
O
D
E

U
S
E

R
3
7
F
O
R

A

D
I
R
E
C
T

E
N
C
O
D
E

U
S
E

R
3
5
R
4
0
5
0

R
4
1
1
k

R
4
2
1
k

R
3
9
1
k

R
2
6
1
k

R
2
1
k

R
4
3
1
k

R
5
2
0

R
3
8
0

R
1
8
0

R
2
5
0

R
3
5
0

R
3
7
0

R
1
4
5
0

C
4
0
0
.
1

F
C
2
8
0
.
1

F

Figure 52. TSSOP Evaluation Board Schematic, Clock Input


Data Sheet AD9215

Rev. B | Page 29 of 36
0
2
8
7
4
-
A
-
0
5
1

Figure 53. TSSOP Evaluation Board Layout, Primary Side
0
2
8
7
4
-
A
-
0
5
2

Figure 54. TSSOP Evaluation Board Layout, Secondary Side
0
2
8
7
4
-
A
-
0
5
3

Figure 55. TSSOP Evaluation Board Layout, Ground Plane
0
2
8
7
4
-
A
-
0
5
4

Figure 56. TSSOP Evaluation Board Layout, Power Plane
AD9215 Data Sheet

Rev. B | Page 30 of 36
0
2
8
7
4
-
A
-
0
5
5

Figure 57. TSSOP Evaluation Board Layout, Primary Silkscreen
0
2
8
7
4
-
A
-
0
5
6

Figure 58. TSSOP Evaluation Board Layout, Secondary Silkscreen





















Data Sheet AD9215

Rev. B | Page 31 of 36
Table 11. TSSOP Evaluation Board Bill of Materials (BOM)

Item

Qty.

Omit

Reference Designator

Device

Package

Value
Recommended
Vendor/Part No.
1 11 C2 to C4, C10, C20,
C25, C27, C29,
C47, C50, C52
Tantalum Capacitor TAJD 10 F
C47
2 2 C5,C8 Chip Capacitor 0603 10 pF
1 C31
3 15 C6, C9, C13,
C15 to C18, C21, C24,
C26, C30, C32, C34, C36,
C40, C46, C48, C51
Chip Capacitor 0603 0.1 F
4 3 C12, C14, C23, C28 Chip Capacitor 0603 Select
5 8 C7, C19, C35, C19,
C37 to C39, C49
Chip Capacitor 0603 0.001 F
6 6 C1,C33, C41 to C42,
C44 to C5
BCAP0402 0402 0.1 F
7 1 C43 BCAP0402 0402 0.001 F
8 1 C11 BCAP0603 0603 Select
9 11 R2, R8 to R11, R24,
R26, R29, R39, R41 to R45
BRES603 0603A 1 k
2 R48, R49
10 4 R6, R25, R34, R37 BRES603 0603A 0
8 R5, R35, R17 to R18,
R27 to R28, R38, R52
11 2 R7, R40 BRES603 0603A 50
1 R14
12 2 R19, R21 BRES603 0603A 33
13 2 R32, R33 RES0603 0603A 36
14 1 R16 BRES603 0603 Select
15 2 R4, R15, BRES603 0603 10 k
16 4 R20, R22 to R23, R47 BRES603 0603A Select
17 2 R48, R49 BRES603 0603 1 k
18 4 R36, R46, R50 to R51 BRES603 0603 25
19 1 R31 BRES603 0603 100
20 1 R30 BRES603 0603 1.2 k
21 1 R3 BRES603 0603 5 k
22 1 R1 Potentiometer RJ24FW 10 k
23 4 RP1 to RP4 Resister Pack 220 742C163221
AD9215 Data Sheet

Rev. B | Page 32 of 36

Item

Qty.

Omit

Reference Designator

Device

Package

Value
Recommended
Vendor/Part No.
24 1 L1 Chip Inductor 0603 10 nH Coilcraft/0603CS-
10NXGBU
25 1 T1 1:1 RF Transformer CD542 Mini-Circuits
AWT1-1T
26 1 U1 ADC 28TSSOP Analog Devices, Inc.
AD9215
27 1 U2 Right Angle 40-Pin Header Samtec
TSW-120-08-T-D-RA
28 2 U3, U4 Octal D-Type Flip-Flop Fairchild 74LVT57MSA
29 1 U5 Quad XOR Gate SO14 Fairchild 74VCX86M
30 1 U6 High Speed Amplifier SOMB10 Analog Devices, Inc.
AD8351ARM
31 2 J1, J3 SMB Connecter SMBP
1 J4
32 2 P1, P2 Power Connector PTMICRO4 Weiland
Z5.531.3425.0 Posts
25.602.5453.0 Top
33 26 E1/E5, E2/E3, E4/E8,
E9/E11, E6/E7, E16/E17,
E19/E22, E18/E23, E21/20,
E35/E51, E36/E50, E43/E53,
E44/E52
Headers/Jumper Blocks TSW-120-07-G-S
SMT-100-BK-G
34 12 E24/E27, E25/E26, E28/E29,
E13/E14/E30, E12/E32/E45
Wirehole


Data Sheet AD9215

Rev. B | Page 33 of 36
OUTLINE DIMENSIONS

COMPLIANT TO JEDEC STANDARDS MO-153-AE
28 15
14 1
8
0
SEATING
PLANE
COPLANARITY
0.10
1.20 MAX
6.40 BSC
0.65
BSC
PIN 1
0.30
0.19
0.20
0.09
4.50
4.40
4.30
0.75
0.60
0.45
9.80
9.70
9.60
0.15
0.05

Figure 59. 28-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-28)
Dimensions shown in millimeters

COMPLIANT TO JEDEC STANDARDS MO-220-WHHD. 1
1
2
4
0
8
-
A
1
0.50
BSC
BOTTOM VIEW TOP VIEW
PIN 1
INDICATOR
32
9 16
17
24
25
8
EXPOSED
PAD
PIN 1
INDICATOR
3.25
3.10 SQ
2.95
SEATING
PLANE
0.05 MAX
0.02 NOM
0.20 REF
COPLANARITY
0.08
0.30
0.25
0.18
5.10
5.00 SQ
4.90
0.80
0.75
0.70
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.
0.50
0.40
0.30
0.25 MIN

Figure 60. 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
5 mm 5 mm Body, Very Very Thin Quad
(CP-32-7)
Dimensions shown in millimeters




AD9215 Data Sheet

Rev. B | Page 34 of 36
ORDERING GUIDE
Model
1
Temperature Range Package Description Package Option
AD9215BRUZ-65 40C to +85C 28-Lead Thin Shrink Small Outline Package (TSSOP) RU-28
AD9215BRUZ-80 40C to +85C 28-Lead Thin Shrink Small Outline Package (TSSOP) RU-28
AD9215BRUZ-105 40C to +85C 28-Lead Thin Shrink Small Outline Package (TSSOP) RU-28
AD9215BRUZRL7-65 40C to +85C 28-Lead Thin Shrink Small Outline Package (TSSOP) RU-28
AD9215BRUZRL7-80 40C to +85C 28-Lead Thin Shrink Small Outline Package (TSSOP) RU-28
AD9215BRUZRL7-105 40C to +85C 28-Lead Thin Shrink Small Outline Package (TSSOP) RU-28
AD9215BCPZ-65 40C to +85C 32-Lead Lead Frame Chip Scale Package (LFCSP_WQ) CP-32-7
AD9215BCPZ-80 40C to +85C 32-Lead Lead Frame Chip Scale Package (LFCSP_WQ) CP-32-7
AD9215BCPZ-105 40C to +85C 32-Lead Lead Frame Chip Scale Package (LFCSP_WQ) CP-32-7


1
Z = RoHS Compliant Part.
Data Sheet AD9215

Rev. B | Page 35 of 36
NOTES

AD9215 Data Sheet

Rev. B | Page 36 of 36
NOTES

20032013 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D02874-0-2/13(B)