Sei sulla pagina 1di 5

VisSim 2 Day Workshop: Model-Based Design for Embedded Systems Presenter: Mr.

Satyabrata Sahoo Applications Engineer Visual Solutions, Inc. Workshop O er ie! Attend this hands-on workshop to see how you can speed the embedded development process using modern model-based development tools. VisSim will be used to model and simulate dynamic systems o controller and plant, as well as analy!e and visuali!e data, and generate e icient embedded target programs. "he sessions are designed or both new and advanced VisSim users. #sing hands-on lessons, the instructors will demonstrate best practices and techni$ues or model construction, simulation, code generation, and embedded development or a "e%as Instruments target. Attendees will receive a working "I kit with a &' bit (iccolo processor, A)*, (+M, #A,", I'*, -(I. etc, plus #S/ linkage to (*. "he kit will be used or instruction during the course. Who Sho"ld #ttend$ Anyone interested in modern model-based embedded techni$ues, including0 Electrical, mechanical, and mechatronics engineers *ontrol and process engineers )S( and embedded so tware engineers 1aculty members, pro essors, and researchers in engineering, science, and mathematics departments What yo" need to bring to the !orkshop: A laptop computer running +indows 2( or higher. %ompany O er ie! Visual Solutions is a pioneer in the development o world-class so tware or modeling and simulating comple% dynamic systems and or model-based design o embedded systems. Since its ounding in 3454, Visual Solutions has maintained strong connections with both the commercial and academic communities. Its so tware can be ound at thousands o engineering companies and academic institutions around the world. "he VisSim prod"&t line is widely used on engineering pro6ects spanning a diverse range o industries, including automotive, 7VA*, aerospace, medical devices, and embedded controls development. At academic institutions, VisSim provides an e%cellent plat orm or introducing undamental concepts in dynamic simulation and control theory, and practical e%perience in model-based design and development. S"preme S&ientifi& %orporation is a channel partner o Visual Solutions to provide technical and commercial support or VisSim8s range o tools. Since its inception in 3454, Supreme has handled very many pro6ects and involved in inter acing Science, Education and Industry. "hey also provide consultancy service to the Education Institutions. "he so tware division represents tools or Electronics, Electrical, Automation, Mechanical and *ivil Engineering, /iotechnology, (hysical and *hemical Sciences with special ocus on , 9 ).

Visual Solutions: 2 Day Workshop (VisSim, State Charts, ECD)

Page 1

Day ' (morning): *ntrod"&tion to VisSim *ntrod"&tion +hat is VisSim "he VisSim (roduct :ine *ompany .verview +esson ': VisSim Basi&s Menus and commands, "oolbar, and /rowser Inserting and connecting blocks Editing block parameters #sing the System menu or simulation control *reate and manipulate a ull wave recti ier +esson 2: ,eedba&k Systems *onstruct a 'nd order system #se slider to control output Manipulate plot display (er orm multi-run simulations +esson -: %ompo"nd Blo&ks. *ntegrators. and Variable S&oping *onstruct a &rd order system with variable scoping Manipulate plot display *reate model hierarchy Apply limits +esson /: 0sing Dialog %onstants +esson 1: 0sing Dialog 2ables

+esson 3: E4&hanging *nformation !ith Other #ppli&ations #sing the e%port block #sing the import block (assing data to E%cel +esson 5: Matri4 Operations *onstruct two matrices

Visual Solutions: 2 Day Workshop (VisSim, State Charts, ECD)

Page 2

Day ' (afternoon): *ntrod"&tion to Modeling E ent Dri en Systems *ntrod"&tion +hat is a state chart /asic state chart elements +esson ': %reating a simple --state p"mp ;aming a state chart Inserting states *reating transitions )e ining state chart variables *on iguring states )enoting transition speci ications Setting up the VisSim diagram to interact with the state chart Simulating the state chart +esson 2: %omposing hierar&hi&al state diagrams !ith s"bma&hines

+esson -: Modeling parallel e ent flo!s !ith &omposite states +esson /: #sso&iating beha ior % &ode !ith transitions

+esson 1: 0nderstand triggers and g"ards +esson 3: +esson 5: +esson 7: +esson 8: Start-"p se6"en&ing E ent handling Deb"gging state &harts Setting breakpoints

+esson '9: +ogging state &hart a&ti ity

Visual Solutions: 2 Day Workshop (VisSim, State Charts, ECD)

Page 3

Day 2: *ntrod"&tion to Programming Embedded %ontrollers *ntrod"&tion +hat is a model-based development 1eatures o VisSim<Embedded *ontrols )eveloper "I M*# product overview +esson ': O er ie! of :2OS str"&t"re Main timer interrupt =itter (reemption Interrupts Synchronous sub task /ackground task creation +esson 2: *ntrod"&tion to VisSim;,i4ed-Point blo&k set ,adi% point, precision point, truncation 1i%ed-point notation0 sn.m, n magnitude bits, m word si!e bits "ypically 3>- or &'-bit words Allowable number range +esson -: ,i4ed-point s floating-point design &onsiderations

+esson /: M%0-in-the-loop &ode generation demo +esson 1: 2arget *nterfa&e blo&k <o! to determine %P0 "tili=ation > sample time +esson 1: M%0-based deb"g !ith P% <otlink &omm"ni&ation +esson 3: :#M;,+#S<-based DSP stand-alone +esson 5: <o! to determine memory "tili=ation from ?map and ?&md files +esson 7: @2#A dri er set +esson 8: Peripheral "sage (+M E%tensive con iguration o *'??? e(+M block A)* *on iguration o sample time, trigger source, A)* pin source Sampling rate e ects on accuracy and per ormance Synchroni!ing A)* sample with (+M wave orm Encoder behavior *A; Setting bit rate Setting block si!e Accessing data elements in packets #se o mailbo%es
Visual Solutions: 2 Day Workshop (VisSim, State Charts, ECD) Page

"% and ,% to *A; ids -(I. Single block to read or write -(I. *an treat contiguous -(I. bits as single read<write -(I. mu% automatically set based on peripheral block usage *ompound block can be set to handle -(I. interrupt Encoder @eAE(B ,ead &'-bit encoder values into diagram Allows count reset on inde% pulse Event *apture @e*A(B I'* *on igure master<slave mode /u er read, write, and start transaction blocks #ses hardware 1I1. #ser con igurable so tware bu er si!e Interrupt driver handles input and outputs automatically ,% "% $ueue length $uery block Serial *on igure bit rate and word si!e #ses hardware 1I1. #ser-con igurable so tware bu er si!e Interrupt driver handles input and outputs automatically ,% "% $ueue length $uery block S(I *on igure bit rate and word si!e #ses hardware 1I1. #ser-con igurable so tware bu er si!e Interrupt driver handles input and outputs automatically ,% "% $ueue length $uery block +esson '9: <ands On *reate a diagram to blink an :E) *reate a diagram to smoothly vary :E) intensity using so t (+M at 3?C7! sample rate *reate a diagram to run multi-rate with analog input Synchroni!e A)* input to (+M wave orm to measure phase currents *hoose interrupt source *reate background idle tasks +esson '': 2* DM% library and VisSim;Motion blo&kset

Visual Solutions: 2 Day Workshop (VisSim, State Charts, ECD)

Page !

Potrebbero piacerti anche