Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
August 1997
Features
Guaranteed Zero Reading for 0V Input on All Scales True Polarity at Zero for Precise Null Detection 1pA Typical Input Current True Differential Input and Reference, Direct Display Drive - LCD ICL7106, LED lCL7107 Low Noise - Less Than 15VP-P On Chip Clock and Reference Low Power Dissipation - Typically Less Than 10mW No Additional Active Circuits Required Enhanced Display Stability (ICL7106S, ICL7107S)
Ordering Information
PART NO. ICL7106CPL ICL7106RCPL ICL7106CM44 ICL7106SCPL ICL7107SCPL ICL7107CPL ICL7107RCPL ICL7107CM44 TEMP. RANGE (oC) 0 to 70 0 to 70 0 to 70 0 to 70 0 to 70 0 to 70 0 to 70 0 to 70 PACKAGE 40 Ld PDIP 40 Ld PDIP (Note) 44 Ld MQFP 40 Ld PDIP 40 Ld PDIP 40 Ld PDIP 40 Ld PDIP (Note) 44 Ld MQFP PKG. NO. E40.6 E40.6 Q44.10x10 E40.6 E40.6 E40.6 E40.6 Q44.10x10
NOTE: R indicates device with reversed leads for mounting to PC board underside. S indicates enhanced stability.
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright
File Number
3082.1
3-27
IN LO
BUFF
IN HI
A-Z
INT
44 43 42 41 40 39 38 37 36 35 34 33 2 32 3 4 5 6 7 8 9 31 30 29 28 27 26 25 24
V-
10
11 23 12 13 14 15 16 17 18 19 20 21 22
A1 F1 G1 E1 D2 C2 B2 A2 F2 E2 D3
3-28
Thermal Information
Thermal Resistance (Typical, Note 2) JA (oC/W) PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 MQFP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150oC Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC (MQFP - Lead Tips Only)
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . .0oC to 70oC
CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specication is not implied.
NOTES: 1. Input voltages may exceed the supply voltages provided the input current is limited to 100A. 2. JA is measured with the component mounted on an evaluation PC board in free air.
Electrical Specications
PARAMETER SYSTEM PERFORMANCE Zero Input Reading
-000.0
+000.0
-000.0
+000.0
VlN = VREF , VREF = 100mV -VIN = +VlN 200mV Difference in Reading for Equal Positive and Negative Inputs Near Full Scale Full Scale = 200mV or Full Scale = 2V Maximum Deviation from Best Straight Line Fit (Note 5) VCM = 1V, VIN = 0V, Full Scale = 200mV (Note 5) VIN = 0V, Full Scale = 200mV (Peak-To-Peak Value Not Exceeded 95% of Time) VlN = 0 (Note 5) VlN = 0, 0oC To 70oC (Note 5) VIN = 199mV, 0oC To 70oC, (Ext. Ref. 0ppm/ oC) (Note 5) VIN = 0 (Does Not Include LED Current for ICL7107)
999
1000 1
Rollover Error
Linearity
0.2 50 15
1 -
Leakage Current Input Zero Reading Drift Scale Factor Temperature Coefficient
1 0.2 1
10 1 5
1.0
1.8
mA
End Power Supply Character V- Supply Current ICL7107 Only COMMON Pin Analog Common Voltage 25k Between Common and Positive Supply (With Respect to + Supply) 25k Between Common and Positive Supply (With Respect to + Supply)
2.4
0.6 3.0
1.8 3.2
mA V ppm/oC
80
DISPLAY DRIVER ICL7106 ONLY Peak-To-Peak Segment Drive Voltage Peak-To-Peak Backplane Drive Voltage V+ = to V- = 9V (Note 4) 4 5.5 6 V
3-29
NOTES: 3. Dissipation rating assumes device is mounted with all leads soldered to printed circuit board. 4. Unless otherwise noted, specifications apply to both the ICL7106 and ICL7107 at TA = 25oC, fCLOCK = 48kHz. ICL7106 is tested in the circuit of Figure 1. ICL7107 is tested in the circuit of Figure 2. 5. Back plane drive is in phase with segment drive for off segment, 180o out of phase for on segment. Frequency is 20 times conversion rate. Average DC component is less than 50mV. 6. Not tested, guaranteed by design. 7. Sample Tested.
9V
ICL7106
20 POL 19 AB4 G1 D1 C1 B1 A1 D2 10 C2 11 B2 12 A2 15 D3 16 B3 V+ E1 14 E2 18 E3 F1 13 F2 17 F3
REF HI 36
REF LO 35
CREF+ 34
CREF- 33
COM 32
IN HI 31
IN LO 30
A-Z 29
BUFF 28
INT 27
V- 26
G2 25
C3 24
A3 23
G3 22
DISPLAY
FIGURE 1. ICL7106 TEST CIRCUIT AND TYPICAL APPLICATION WITH LCD DISPLAY COMPONENTS SELECTED FOR 200mV FULL SCALE
+5V R5 C1 C5 C2 R2 C3 DISPLAY
IN
-5V
BP 21
ICL7107
20 POL 19 AB4 G1 D2 10 C2 11 B2 12 A2 15 D3 16 B3 D1 C1 B1 A1 V+ E1 14 E2 18 E3 13 F2 17 F3 F1
REF HI 36
REF LO 35
CREF+ 34
CREF- 33
COM 32
IN HI 31
IN LO 30
A-Z 29
BUFF 28
INT 27
V- 26
G2 25
C3 24
A3 23
G3 22
DISPLAY
FIGURE 2. ICL7107 TEST CIRCUIT AND TYPICAL APPLICATION WITH LED DISPLAY COMPONENTS SELECTED FOR 200mV FULL SCALE
3-30
GND 21
DISPLAY COUNT
V IN COUNT = 1000 -------------V REF
CONVERSION CYCLE tCYC = tCL0CK x 4000 tCYC = tOSC x 16,000 when fOSC = 48kHz; tCYC = 333ms COMMON MODE INPUT VOLTAGE (V- + 1V) < VlN < (V+ - 0.5V) AUTO-ZERO CAPACITOR 0.01F < CAZ < 1F REFERENCE CAPACITOR 0.1F < CREF < 1F VCOM Biased between Vi and V-. VCOM V+ - 2.8V Regulation lost when V+ to V- < 6.8V If VCOM is externally pulled down to (V+ to V-)/2, the VCOM circuit will turn off. ICL7106 POWER SUPPLY: SINGLE 9V V+ - V- = 9V Digital supply is generated internally VGND V+ - 4.5V ICL7106 DISPLAY: LCD Type: Direct drive with digital logic supply amplitude. ICL7107 POWER SUPPLY: DUAL 5.0V V+ = +5V to GND V- = -5V to GND Digital Logic and LED driver supply V+ to GND ICL7107 DISPLAY: LED Type: Non-Multiplexed Common Anode
INTEGRATE CAPACITOR
( t INT ) ( I INT ) C INT = ------------------------------V INT
VINT MAXIMUM SWING: (V- + 0.5V) < VINT < (V+ - 0.5V), VINT (Typ) = 2V
3-31
Differential Input The input can accept differential voltages anywhere within the common mode range of the input amplier, or specically from 0.5V below the positive supply to 1V above the negative supply. In this range, the system has a CMRR of 86dB typical. However, care must be exercised to assure the integrator output does not saturate. A worst case condition would be a large positive common mode voltage with a near full scale negative differential input voltage. The negative input signal drives the integrator positive when most of its swing has been used up by the positive common mode voltage. For these critical applications the integrator output swing can be reduced to less than the recommended 2V full scale swing with little loss of accuracy. The integrator output can swing to within 0.3V of either supply without loss of linearity.
STRAY
CREF
CINT INT 27
CREF+ V+ 34
REF HI 36 A-Z
REF LO 35 A-Z
CREF 33
BUFFER V+ 28 1
TO DIGITAL SECTION
A-Z N 32 COMMON INT 30 IN LO VA-Z AND DE() INPUT LOW DE+ DE+
COMPARATOR
3-32
should be since this removes the common mode voltage from the reference system. Within the lC, analog COMMON is tied to an N-Channel FET that can sink approximately 30mA of current to hold the voltage 2.8V below the positive supply (when a load is trying to pull the common line positive). However, there is only 10A of source current, so COMMON may easily be tied to a more negative voltage thus overriding the internal reference.
V+
V-
FIGURE 4A.
V+
6.8k
TEST The TEST pin serves two functions. On the ICL7106 it is coupled to the internally generated digital supply through a 500 resistor. Thus it can be used as the negative supply for externally generated segment drivers such as decimal points or any other presentation the user may want to include on the LCD display. Figures 5 and 6 show such an application. No more than a 1mA load should be applied.
V+
ICL7106 BP TEST 21 37
TO LCD BACKPLANE
3-33
Digital Section
Figures 7 and 8 show the digital section for the ICL7106 and ICL7107, respectively. In the ICL7106, an internal digital ground is generated from a 6V Zener diode and a large P-Channel source follower. This supply is made stiff to absorb the relative large capacitive currents when the back plane (BP) voltage is switched. The BP frequency is the clock frequency divided by 800. For three readings/sec., this is a 60Hz square wave with a nominal amplitude of 5V. The segments are driven at the same frequency and amplitude and are in phase with BP when OFF, but out of phase when ON. In all cases negligible DC voltage exists across the segments. Figure 8 is the Digital Section of the ICL7107. It is identical to the ICL7106 except that the regulated supply and back plane drive have been eliminated and the segment drive has been increased from 2mA to 8mA, typical for instrument size common anode LED displays. Since the 1000 output (pin 19) must sink current from two LED segments, it has twice the drive capability or 16mA. In both devices, the polarity indication is on for negative analog inputs. If IN LO and IN HI are reversed, this indication can be reversed also, if desired.
a a b f g e d c b c f g e d c e d
21 LCD PHASE DRIVER 7 SEGMENT DECODE 7 SEGMENT DECODE 7 SEGMENT DECODE
V+ V+ BP
ICL7106
a b f
a b g c
BACKPLANE
TYPICAL SEGMENT OUTPUT V+ 0.5mA SEGMENT OUTPUT 2mA 1000s COUNTER INTERNAL DIGITAL GROUND TO SWITCH DRIVERS FROM COMPARATOR OUTPUT CLOCK
200
LATCH
100s COUNTER
10s COUNTER
1s COUNTER
1 V+
THREE INVERTERS
ONE INVERTER SHOWN FOR CLARITY
4
INTERNAL DIGITAL GROUND
LOGIC CONTROL
VTH = 1V
37
V-
3-34
7 SEGMENT DECODE TYPICAL SEGMENT OUTPUT V+ 0.5mA TO SEGMENT 8mA DIGITAL GROUND TO SWITCH DRIVERS FROM COMPARATOR OUTPUT V+ CLOCK 4 1000s COUNTER 100s COUNTER
7 SEGMENT DECODE
7 SEGMENT DECODE
LATCH
10s COUNTER
1s COUNTER
THREE INVERTERS
ONE INVERTER SHOWN FOR CLARITY 40 OSC 1 OSC 2 39 OSC 3 38
System Timing Figure 9 shows the clocking arrangement used in the ICL7106 and ICL7107. Two basic clocking arrangements can be used: 1. Figure 9A. An external oscillator connected to pin 40. 2. Figure 9B. An R-C oscillator using all three pins. The oscillator frequency is divided by four before it clocks the decade counters. It is then further divided to form the three convert-cycle phases. These are signal integrate (1000 counts), reference de-integrate (0 to 2000 counts) and auto-zero (1000 to 3000 counts). For signals less than full scale, auto-zero gets the unused portion of reference de-integrate. This makes a complete measure cycle of 4,000 counts (16,000 clock pulses) independent of input voltage. For three readings/second, an oscillator frequency of 48kHz would be used. To achieve maximum rejection of 60Hz pickup, the signal integrate cycle should be a multiple of 60Hz. Oscillator frequencies of 240kHz, 120kHz, 80kHz, 60kHz, 48kHz, 40kHz, 331/3kHz, etc. should be selected. For 50Hz rejection, Oscillator frequencies of 200kHz, 100kHz, 662/3kHz, 50kHz, 40kHz, etc. would be suitable. Note that 40kHz (2.5 readings/second) will reject both 50Hz and 60Hz (also 400Hz and 440Hz).
40 39 38 INTERNAL TO PART
CLOCK
FIGURE 9A.
INTERNAL TO PART
CLOCK
40
39 R
38 C RC OSCILLATOR
3-35
Reference Voltage The analog input required to generate full scale output (2000 counts) is: VlN = 2VREF . Thus, for the 200mV and 2V scale, VREF should equal 100mV and 1V, respectively. However, in many applications where the A/D is connected to a transducer, there will exist a scale factor other than unity between the input voltage and the digital reading. For instance, in a weighing system, the designer might like to have a full scale reading when the voltage from the transducer is 0.662V. Instead of dividing the input down to 200mV, the designer should use the input voltage directly and select VREF = 0.341V. Suitable values for integrating resistor and capacitor would be 1 20k and 0.22F. This makes the system slightly quieter and also avoids a divider network on the input. The ICL7107 with 5V supplies can accept input signals up to 4V. Another advantage of this system occurs when a digital reading of zero is desired for VIN 0. Temperature and weighing systems with a variable fare are examples. This offset reading can be conveniently generated by connecting the voltage transducer between IN HI and COMMON and the variable (or xed) offset voltage between COMMON and IN LO. ICL7107 Power Supplies The ICL7107 is designed to work from 5V supplies. However, if a negative supply is not available, it can be generated from the clock output with 2 diodes, 2 capacitors, and an inexpensive lC. Figure 10 shows this application. See ICL7660 data sheet for an alternative. In fact, in selected applications no negative supply is required. The conditions to use a single +5V supply are: 1. The input signal can be referenced to the center of the common mode range of the converter. 2. The signal is less than 1.5V. 3. An external reference is used.
0.047 F IN914
3-36
Application Notes
NOTE # AN016 AN017 AN018 DESCRIPTION Selecting A/D Converters The Integrating A/D Converter Dos and Donts of Applying A/D Converters Low Cost Digital Panel Meter Designs Understanding the Auto-Zero and Common Mode Performance of the ICL7136/7/9 Family Building a Battery-Operated Auto Ranging DVM with the ICL7106 Tips for Using Single Chip 31/2 Digit A/D Converters AnswerFAX DOC. # 9016 9017 9018
AN023 AN032
9023 9032
AN046
9046
AN052
9052
Typical Applications
TO PIN 1 OSC 1 40 OSC 2 39 OSC 3 38 TEST 37 REF HI 36 REF LO 35 CREF 34 CREF 33 COMMON 32 IN HI 31 IN LO 30 A-Z 29 BUFF 28 INT 27 V - 26 G2 25 C3 24 A3 23 G3 22 BP 21 TO BACKPLANE TO DISPLAY 0.47F 47k 0.22F 1k 0.1F 1M 0.01F + IN 22k 100pF SET VREF = 100mV 100k OSC 1 40 OSC 2 39 OSC 3 38 TEST 37 REF HI 36 REF LO 35 CREF 34 CREF 33 COMMON 32 IN HI 31 IN LO 30 A-Z 29 BUFF 28 INT 27 V - 26 G2 25 C3 24 A3 23 G3 22 GND 21 TO DISPLAY 0.47F 47k 0.22F 1k 0.1F 1M 0.01F + IN 22k +5V 100pF SET VREF = 100mV 100k TO PIN 1
9V
-5V
Values shown are for 200mV full scale, 3 readings/sec., oating supply voltage (9V battery).
Values shown are for 200mV full scale, 3 readings/sec. IN LO may be tied to either COMMON for inputs oating with respect to supplies, or GND for single ended inputs. (See discussion under Analog COMMON.) FIGURE 12. ICL7107 USING THE INTERNAL REFERENCE
3-37
(Continued)
TO PIN 1 TO PIN 1 OSC 1 40 OSC 2 39 OSC 3 38 TEST 37 REF HI 36 REF LO 35 CREF 34 CREF 33 COMMON 32 IN HI 31 IN LO 30 A-Z 29 BUFF 28 INT 27 VV - 26 G2 25 C3 24 A3 23 G3 22 GND 21 TO DISPLAY 0.47F 47k 0.22F 1k 0.1F 1M 0.01F 100k 6.8V + IN +5V 100pF SET VREF = 100mV 100k
100k
-5V
IN LO is tied to supply COMMON establishing the correct common mode voltage. If COMMON is not shorted to GND, the input voltage may oat with respect to the power supply and COMMON acts as a pre-regulator for the reference. If COMMON is shorted to GND, the input is single ended (referred to supply GND) and the pre-regulator is overridden. FIGURE 13. ICL7107 WITH AN EXTERNAL BAND-GAP REFERENCE (1.2V TYPE)
TO PIN 1 OSC 1 40 OSC 2 39 OSC 3 38 TEST 37 REF HI 36 REF LO 35 CREF 34 CREF 33 COMMON 32 IN HI 31 IN LO 30 A-Z 29 BUFF 28 INT 27 V - 26 G2 25 C3 24 A3 23 G3 22 BP/GND 21 TO DISPLAY 0.047F 470k 0.22F 25k 0.1F 1M 0.01F + IN 24k V+ 100pF SET VREF = 100mV 100k
Since low TC zeners have breakdown voltages ~ 6.8V, diode must be placed across the total supply (10V). As in the case of Figure 14, IN LO may be tied to either COMMON or GND.
TO PIN 1 OSC 1 40 OSC 2 39 OSC 3 38 TEST 37 REF HI 36 REF LO 35 CREF 34 CREF 33 COMMON 32 IN HI 31 IN LO 30 A-Z 29 BUFF 28 INT 27 V - 26 VG2 25 C3 24 A3 23 G3 22 GND 21 TO DISPLAY 0.47F 47k 0.22F 0.1F 1.2V (ICL8069) 1M 0.01F + IN 1k 10k 15k +5V 100pF 100k SET VREF = 100mV
An external reference must be used in this application, since the voltage between V+ and V- is insufcient for correct operation of the internal reference. FIGURE 15. ICL7106 AND ICL7107: RECOMMENDED COMPONENT VALUES FOR 2V FULL SCALE FIGURE 16. ICL7107 OPERATED FROM SINGLE +5V
3-38
(Continued)
TO PIN 1 V+ TO PIN 1 OSC 1 40 OSC 2 39 OSC 3 38 TEST 37 REF HI 36 REF LO 35 CREF 34 CREF 33 COMMON 32 IN HI 31 IN LO 30 A-Z 29 BUFF 28 INT 27 V - 26 G2 25 C3 24 A3 23 G3 22 BP 21 TO BACKPLANE TO DISPLAY 0.01F 0.47F 47k 9V 0.22F ZERO ADJUST SILICON NPN MPS 3704 OR SIMILAR 0.1F 100pF 100k SCALE FACTOR ADJUST 22k
The resistor values within the bridge are determined by the desired sensitivity.
A silicon diode-connected transistor has a temperature coefcient of about -2mV/oC. Calibration is achieved by placing the sensing transistor in ice water and adjusting the zeroing potentiometer for a 000.0 reading. The sensor should then be placed in boiling water and the scale-factor potentiometer adjusted for a 100.0 reading. FIGURE 18. ICL7106 USED AS A DIGITAL CENTIGRADE THERMOMETER
+5V
OSC 1 40 OSC 2 39 OSC 3 38 TEST 37 REF HI 36 REF LO 35 CREF 34 CREF 33 COMMON 32 IN HI 31 IN LO 30 A-Z 29 BUFF 28 INT 27 V- 26 G2 25 C3 24 A3 23 G3 22 BP 21 V-
COMMON 32
The LM339 is required to ensure logic compatibility with heavy display loading.
+
11 B2 12 A2 13 F2 14 E2 15 D3 16 B3
O /RANGE
+ +
CD4077
FIGURE 19. CIRCUIT FOR DEVELOPING UNDERRANGE AND OVERRANGE SIGNAL FROM ICL7106 OUTPUTS
FIGURE 20. CIRCUIT FOR DEVELOPING UNDERRANGE AND OVERRANGE SIGNALS FROM ICL7107 OUTPUT
3-39
(Continued)
TO PIN 1 100k 10F SCALE FACTOR ADJUST (VREF = 100mV FOR AC TO RMS) 5F CA3140 + 100k
AC IN
0.22F
Test is used as a common-mode reference level to ensure compatibility with most op amps. FIGURE 21. AC TO DC CONVERTER WITH ICL7106
+5V
LED SEGMENTS
3-40
lernenteinformation
Dreieinhalbstellige monolithische ND-Wandler
Grenzwerte
lCL7106 Parameter Versorgungsspannung Eingangsspannung (jeder Eingang) Referenzspannung (jeder Eingang) Takzteiigangsspannung Verlustleistung) Keramikgehuse Plastikgehuse Arbeiutemwratur Kumcichenmin. max. min. 0 9 lCL7107 max. 6 0 Einheit V V
; KL7106
Kurzcharakteristik . Monolithische CMOS-A/D-Wandler des integrierenden Typs l Alle notwendigen aktiven Elemente, w i e BCD/Siebensegment-Dekodierer, Display-Treiberstufen, Referenzspannung und Takterzeugung auf dem Chip realisiert l ICL 7106 fr Flssigkristallanzeige l ICL 7107 fr Siebensegment-LED l Hohe Genauigkeit durch automatischen Nullabgleich bis auf weniger als lOpV, Nullpunktdrift von weniger als 1pV K-l, Reduzierung des Eingangsstroms auf 1 pA (typisch) und Begrenzung des ,Roll-Over-Fehlen auf weniger als eine Stelle l Hohe Flexibilitt durch Differenzeingnge fr Eingangs- und ReferenzSpannung. Dadurch z.B. Brckenmessungen, wie bei der Verwendung von Dehnungsmestreifen mglich . Extern werden mindestens sieben passive Elemente, die Anzeige und eine
Versorgungsspannung bentigt, um e i n k o m p l e t t e s D i g i t a l v o l t m e t e r zu
-us - us -US
0
Kennwerte (6 = 25 C. f =
P a r a m e t e r Gleichtaktspannungsunterdtickung ber den Eingangsspannungsbereich beifi=6OHz Rauschspannung beiU,=OV Eingangsleckstrom beiUI=OV Drift der Nullanzeige bciUI=OV im Bereich 0. . .7OC Temperatwkoefiient da Mastabsfaktors beiUI=l!NmV im Bereich 0. . .7OC (externe RefercnzOppmK- ) Stromaufnahme (ohne LED-Strom) beiU,=OV Spannung am Anschlu Analog Common (relativzu + Us) mit R - 25 kU gegen + Us Temperaturkoefient der Spannung am Anschlu ,,Analog Common mitR=2Skf?gegen+Us SpannungshubderSegmenttrciber ) beilCL7106mit~-Us~=~+Us~=9V Spannungshub des ,BackplaneTreiben bei lCL7IfZ mit I-U,1 = I+u,l = 9 v Segmentstrom (auer Pin 19) beilCL7107mit+Us=SV und 3 VSegmentspannung Segmentstrom Pin 19 bei ICL7107 mit + Us = 5 V und 3VSegmentspannung Kumeichenmin. max. Einheit
CMR U, 110 uo
50.10-* 15 1 10 1
PVSS
PA pvr
0.2
realisieren. . Bereitstellung im 40poligen Keramik-l-GF 1 5 ppmK- DIP- oder Plastik-DIP-Gehuse (Lagertemperatur - 65 . . . i% Zj ocier als Kit
198
mA
l
UJZ
- 2.4
- 2.8
- 3 2
l l
=n UO 4
80 5 6
ppi(- V
platte. Echte Polarittsmessung Direkte Displayansteuerung Bei Eingangsspannung null zeigen alle Stellen eine Null an ,Roll-Over-Fehler: Abweichung der Anzeige bei Umpolung der Eingangsspannung
Anschlubelegung
UO
ILED
4
5
5 8
V mA (+ 1 SUPPLY D (UNITSJ C (UNITS) B tUNITS) A CUNITS) F (UHIrS) 6 (UNIX) E WNITSS) D (TENS) c(ZEtiS) B UENS 1 A ITENS) F (TENS) E (TENSI D (700 s) B f7OO s) F (100 s) E (100 s) AB (1000) p :%-z
1 19
10
16
mA
Die Backplane-Spannung ist gleichphasig mit der Segmentspannung bei ausgeschaltetem Segment. Sie ist gegenphasig bei eingeschahetem Segment. Die Frequenz entspricht dem Zwanzigfachen der Wandlungsrate. Der mittlere Gleichspannungsanteil ist geringer ak MmV.
Bestellinformation
Lieferumfang . Bes~ellnummcr lCL7106CDL lCL7106CPL lCL7107CDL w7106 N71a7
Bild 1: PinbdsgUW
Typische Beschattung
IN JV
Analogteil
Jeder Mezyklus ist in drei Phasen aufgeteilt, die nachfolgend nher beschrieben werden.
l
Aatomudischer Nullabgleti
n
INTERSIL 7 1 0 6
Die Differenzeingnge fr das Signal werden intern unterbrochen und mit ,,Analog Common kurzgeschlossen. Der Kondensator zwischen Pin 33 und 34 ldt sich auf die Referenzspannung auf. Eine Rckkopplungsschleife zwischen Kornparatorausgang und invertierendem Eingang des Integrators wird geschlossen, um den Kondensator an Pin 29 derart aufzuladen, da8 die Spannung an ihm die Offsetspannungen von Eingangsverstrker, Integrator und Kornparator kompensiert. Die Genauigkeit ist nur durch das Rauschen begrenzt.
l !3ig na Iintegr a ti0n
l !Yv P
IN +Q Q-
-5v
Die Rckkopplung und die internen Kurzschlsse werden aufgehoben, der Eingang mit den externen Anschlssen verbunden. Das System integriert die Signal-Eingangsspannung, die im gesamten Gleichtaktspannungsbereich liegen kann, fr ein festes Zeitintervall. Wenn das Eingangssignal keinen Bezug zur Spannungsversorgung hat, knnen Pin 30 und Pin 32 verbunden werden, um die korrekte Gleichspannung zu erhalten. Schlielich wird die Polaritt des Eingangssignals bestimmt.
l
Referenzintegration
Gehuseabmessungen
Die Pins 30 und 32 werden intern verbunden, und Pin 31 wird intern an den aufgelaoenen Kondensator an Pin 29 gelegt. Eine Logik sorgt dafr, da dieser Kondensator bei korrekter Polaritt mit dem Eingang verbunden wird, um die Integration in Richtung 0 V durchzufuhren. Die Zeit, die dafr bentigt wird, ist proportional zum Betrag der Eingangsspannung.
Signaleingang
An diesen Differenzeingang (Pin 30,31) knnen Spannungen innerhalb des Gleichtaktspannungsbereichs des Eingangsverstrkers angelegt werden. Im Eingangsspannungsbereich von 0,5 V unter - Us und 1 V ber + Us besitzt das System eine Gleichtaktspannungsunterdrckung von typisch 86 dB. Da jedoch der Integratorausgang auch Spannungen im Gleichtaktspannungsbereich liefern kann, mu dafr gesorgt werden, da er nicht in die Sttigung gert. Der schlechteste Fall ist der, bei dem eine hohe positive Gleichtaktspannung, verbunden mit einer negativen Differenzeingangsspannung, im Bereich dcs Endwerts am Eingang liegt. D i e n e g a t i v e Diffcrcnzeingangsspannung treibt den Integratorausgang dann zustzlich zu der positiven Gleichtaktspannung weiter in Richtung positive
Versorgungsspannung. Bei einer solch kritischen Anwendung
von empfohlenen 2 V auf einen geringen Wert reduziert werden. Ohne Verlust an Linearitt darf der Intcgratorausgang bis auf 0.3 V an ,jede Vcrsorgungsspannung herankommen.