Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Dr DC Hendry
October 2007
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Outline I
1
Design Example
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
We can view the complementary CMOS gate as switching the output pin to one of power or ground.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
We can view the complementary CMOS gate as switching the output pin to one of power or ground. A slightly more general gate is obtained if we switch the output to one of power; ground; or any of the input signals.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
We can view the complementary CMOS gate as switching the output pin to one of power or ground. A slightly more general gate is obtained if we switch the output to one of power; ground; or any of the input signals. In such designs the MOSFET is considered to be a pass transistor.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
We can view the complementary CMOS gate as switching the output pin to one of power or ground. A slightly more general gate is obtained if we switch the output to one of power; ground; or any of the input signals. In such designs the MOSFET is considered to be a pass transistor. When used as a pass transistor the device may conduct current in either direction.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
A B
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
A 0
B 0
X Z
A B
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
A B
A 0 0
B 0 1
X Z 0
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
A B
A 0 0 1
B 0 1 0
X Z 0 Z
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
A B
A 0 0 1 1
B 0 1 0 1
X Z 0 Z 1
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Z in the truth table implies a oating node. For the n-channel pass transistor, when A = B = 1, the output voltage at X is: Vx = min(VB Vt , VA )
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Z in the truth table implies a oating node. For the n-channel pass transistor, when A = B = 1, the output voltage at X is: Vx = min(VB Vt , VA )
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Z in the truth table implies a oating node. For the n-channel pass transistor, when A = B = 1, the output voltage at X is: Vx = min(VB Vt , VA )
3 4
This if VA = VB = 3.3V and Vt = 0.6V then Vx = 2.7V . This reduction in output voltage makes cascading of pass transistor circuits dicult.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
With an n-channel transistor high voltages are degraded by one Vt . Similar circuits with a p-channel device degrade (by increasing) a logic zero by one Vt .
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
With an n-channel transistor high voltages are degraded by one Vt . Similar circuits with a p-channel device degrade (by increasing) a logic zero by one Vt . So such circuits are normally conned to the internal circuitry of a gate.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
With an n-channel transistor high voltages are degraded by one Vt . Similar circuits with a p-channel device degrade (by increasing) a logic zero by one Vt . So such circuits are normally conned to the internal circuitry of a gate. Full logic levels can be regenerated with an inverter at the output of the gate.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Two-to-One Mux
A S B S
Figure: Two-to-one Mux
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Two-to-One Mux - 2
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Two-to-One Mux - 2
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Two-to-One Mux - 2
When S = 1 the output Z is connected to B When S = 0 the output Z is connected to A Note that the connection made is bidirectional
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
A C
When C = 1, A and B are connected, both logic zero and logic one are passed without degradation. Dr DC Hendry Pass Transistor Circuits
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Transmission gates are widely used and shorthand symbols are used.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Transmission gates are widely used and shorthand symbols are used. The standard symbol (not used often) is:
C A C B
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Transmission gates are widely used and shorthand symbols are used. The standard symbol (not used often) is:
C A C B
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Design Example:
A common design technique used with transmission gate structures is the use of multiplexor based architectures. Consider the Boolean function
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Design Example:
A common design technique used with transmission gate structures is the use of multiplexor based architectures. Consider the Boolean function
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Design Example:
A common design technique used with transmission gate structures is the use of multiplexor based architectures. Consider the Boolean function
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
A B 1 0 S1 S1 S2 S2 f
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Note the need for the term 0.S1 S2 . If not present then when S1 = S2 = 1 the output f would oat.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Note the need for the term 0.S1 S2 . If not present then when S1 = S2 = 1 the output f would oat. Each transmission gate may now be replaced with two transistors.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Note the need for the term 0.S1 S2 . If not present then when S1 = S2 = 1 the output f would oat. Each transmission gate may now be replaced with two transistors. Where lines connect only to logic 1 the nMOS devices may be omitted.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Note the need for the term 0.S1 S2 . If not present then when S1 = S2 = 1 the output f would oat. Each transmission gate may now be replaced with two transistors. Where lines connect only to logic 1 the nMOS devices may be omitted. Where lines connect only to logic 0 the pMOS devices may be omitted.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Note the need for the term 0.S1 S2 . If not present then when S1 = S2 = 1 the output f would oat. Each transmission gate may now be replaced with two transistors. Where lines connect only to logic 1 the nMOS devices may be omitted. Where lines connect only to logic 0 the pMOS devices may be omitted. nMOS and pMOS devices may be grouped to minimise the number of wells required.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Transistor Schematic
Vdd
f B
S2
S2
S1
S1
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Design Methodology
A suitable design methodology, in addition to the correct logic output, must ensure:
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Design Methodology
A suitable design methodology, in addition to the correct logic output, must ensure: The output is always driven to logic 1 or logic 0.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Design Methodology
A suitable design methodology, in addition to the correct logic output, must ensure: The output is always driven to logic 1 or logic 0. There are no sneak paths, such as:
A 1 0
B f
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Viable Approaches
Viable design approaches are: Choose a number of inputs as mux select inputs and proceed as above.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Viable Approaches
Viable design approaches are: Choose a number of inputs as mux select inputs and proceed as above. Plot variables on K-maps.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Viable Approaches
Viable design approaches are: Choose a number of inputs as mux select inputs and proceed as above. Plot variables on K-maps. Tabular methods such as modications of Quine-McCluskey not covered here.
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Plotting Variables
+ bc + acd f = ab d
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Plotting Variables
+ bc + acd f = ab d as inputs. Plotting and we will look for a network using d and d the function on a K-Map gives:
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Plotting Variables
+ bc + acd f = ab d as inputs. Plotting and we will look for a network using d and d the function on a K-Map gives:
f 00 01 cd 11 10
ab 00 01 11 10 1 1 1 1 1 0 0 0 1 0 1 0 0 0 1 0
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
f 0
d 0 1 d c 1 1 0 d d
ab 00 01 11 10
Dr DC Hendry
Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology
f 0
d 0 1 d c 1 1 0 d d
ab 00 01 11 10