Sei sulla pagina 1di 8

Emblitz VLSI Board

Manual











Author: Priyesh Baby
Version: V1.0









VLSI Kit features

1. 100,000 gate Xilinx Spartan 3E FPGA
2. JTAG programming port
3. XCF04S Xilinx Platform Flash ROM to store FPGA
configurations
4. Large collection of I/Os including eight LEDs and four slide
switches
5. LCD and 7 segment displays
6. 3 bit, 8 color VGA port
7. 9 pin RS232 serial port
8. Ethernet port with physical layer controller
9. User-selectable oscillator , plus a socket for a second oscillator
10. 100 pin user I/O and peripheral module connection




Block diagram of Emblitz VLSI kit












FPGA features

1. 100k gates.
2. 108 I/Os
3. 72k Block RAM
4. 15k Distributed RAM
5. 240 CLBs
6. 4 multiplexers
7. 2 Digital clock managers (DCM)


Kit Contents

1. VLSI Board
2. LCD
3. JTAG Cable
4. USB Cable
5. VLSI Kit CD
6. Extra Jumpers

Functional Description

The Emblitz VLSI board provides an inexpensive, robust, and easy-to-use
platform that anyone can use to gain experience with FPGA devices and
modern design methods. It is centered on the Spartan 3E FPGA, and it
contains all needed support circuits so designs can get up and running
quickly. The large collection of on-board I/O devices allow many designs
to be completed without the need for any other hardware, making the this
board an ideal introductory platform for experimenting with new designs
or learning about FPGAs and tools. The Emblitz VLSI board works with
all versions of the Xilinx ISE tools, including the free Web Pack tools. It
ships with a USB cable for power supply and programming cable, so
designs can be implemented immediately without the need for any
additional hardware.

Power Supply

This board can be powered from USB cable or 5v-9v DC adapter. There
is a voltage regulation section it will produce 4 different voltages (5v,
3.3v, 2.5v, 1.2v). These voltages are also available in connector J9. 3.3v,
2.5v, 1.2v are used for FPGA and other peripherals. 5v is only for LCD.
SW2 is power on switch, when ever sw2 is on then LED LD13 will glow.





Oscillators

This board includes a primary, user-settable silicon oscillator (connected
to GCLK4-p122) that produces 25MHz, 50MHz, or 100MHz based on
the position of the clock select jumper at J8( 1&2- 25 MHz, 2 &3
100MHz, no jumper 50 MHz). A socket for a second oscillator
(connected to GCLK5-p123) is also provided at U4 (the U4 socket can
accommodate any 3.3V CMOS oscillator in a half-size DIP package).
There is a third oscillator (connected to GCLK6-p125) option with
50MHz SG8002JA silicon oscillator. All clock inputs can drive the clock
synthesizer DLL on the Spartan 3E, allowing for a wide range if internal
frequencies, from 4 times the input frequency to any integer divisor of the
input frequency.

Slide Switches and LEDs

There are 4 slid switches for giving inputs and 8 LEDs for getting output.
The pin connection of LEDs and switches with FPGA is shown below.














LCD display and 7 segment display

This board having 2X16 LCD module and a 7 segment display are
connected directly to the FPGA. The pin connections are given.







LED
Fpga Pin
no:
LD5 p2
LD6
p3
LD7
p4
LD8
p5
LD9
p7
LD10
p8
LED\sw
Fpga Pin
no:
LD11
p25
LD12
p26
S1
p6
S2
p10
S3
p12
S4
p18

7 segment connections



LCD display connections




























7seg/LCD
Fpga Pin
no:
B0
p14
B1
p15
B2
p16
B3
p17
B4
p20
B5
p21
B6
p22
B7
p23
D0
p124
D1
p132
7seg/LCD
Fpga Pin
no:
D2
p112
D3
p113
D4
p116
D5
p117
D6
p134
D7
p135
RW
p139
RS
p142
E
p140

8 color VGA port

This board having a VGA port with 3 bits(r, g, b), ie one bit each color.
These 3 bits will provide eight color combinations in the display. There
are two other pins horizontal sync and vertical sync also given to VGA
port from FPGA. So totally 5 pins are connected from FPGA to VGA
port shown below.




Different color combinations and VGA port pin connections






RS232 serial port

This Board having a 9 pin female RS 232 connector which is connected
to the 33 and 34 pins (TX and RX of serial port) of FPGA. The
connections are given in the below block diagram.







FPGA configurations settings

This board providing two types of configuration modes. In both modes
MODE 1, 2, 3 jumpers (J4, 5, 6) are closed.

1. FPGA configuration from PC through JTAG
No jumper in J2

2. FPGA configuration from XCF04S Xilinx Platform Flash ROM.
Put jumper in J2 (2&3).

Ethernet port with MAC layer

This board providing Ethernet port with a RTL 8019A controller, this
controller having the in built MAC and physical layer. So there is no need
to implement Mac layer in the FPGA side. There is 18 lines are connected
from RTL 8019 chip to FPGA in that 8 data lines 5 address lines and 5
control lines.

More details of RTL8019A you can get it from data sheet of 8019A chip.







Ethernet
pins
FPGA
Pin no:
Ethernet
pins
FPGA
Pin no:
Ethernet
pins
FPGA
Pin no:
D0 P81 D6 P91 A4 P54
D1
P82
D7
P92
CS
P70
D2
P85
A0
P50
IRQ
P74
D3
P86
A1
P51
RST
P75
D4
P87
A2
P52
WR
P76
D5
p88
A3
P53
RD
P77



References:

www.xilinx.com/support/mysupport.htm
www.emblitz.com










































Everesl lrlocor Pvl. Lld.
#Z38/33, 12
lr
ra|r, 3
rd
8|oc|, Rajaj|ragar 8arga|ore-50010, lrd|a
Prore: 91-80-23110311 / 2311 229, Voo||e: 91 99852Z33
Era||: order_ero||lz.cor, supporl_ero||lz.cor, WWW.ero||lz.cor, WWW.e||aoz.cor,
WWW.everesl|rlo.|r

Potrebbero piacerti anche