Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Abhishek
Department of Electrical and Computer Engineering
University of Toronto
September 5, 2012
Abhishek Incremental Power Grid Verication 1 / 32
Outline
1
Introduction
Vectorless Verication
Incremental Grid Verication
Contributions
2
Background
RC Grid Verication
RLC Grid Verication
Model Order Reduction
3
Proposed Approach
Efcient Bounds
Macromodeling
Results
4
Extensions
Dimensionality Reduction
Chip Power Model
5
Conclusions
Abhishek Incremental Power Grid Verication 2 / 32
Introduction Vectorless Verication
The Need
Modern integrated circuits (IC) designs are susceptible to supply
voltage uctuations:
Reduced supply voltage levels
Increase in active and leakage currents
Traditional verication ows based on circuit simulation has
serious drawbacks:
Number of traces to cover the space of voltage drops is intractable
Require complete knowledge of current waveforms
Grid verication should be done early in the design ow
Solution:
A vectorless and early power grid verication approach
Abhishek Incremental Power Grid Verication 3 / 32
Introduction Vectorless Verication
Constraints-based Verication
Vectorless approach based on partial current specications
Current constraints are used to capture uncertainty about circuit
behavior
Grid verication is reduced to nding worst-case voltage drop over
all possible currents satisfying the constraints
Two types of constraints:
Local constraints: upper bounds on individual current sources
Global constraints: upper bounds on sums of groups of currents
Combined together, local and global constraints form a feasible
space of currents F
Abhishek Incremental Power Grid Verication 4 / 32
Introduction Incremental Grid Verication
Motivation
Abhishek Incremental Power Grid Verication 5 / 32
Grid verication requires solving a linear program (LP) for every
node
Verication of the entire grid can become overkill:
Large size of modern power grids
Design changes made to local region of previously veried grid
need to be analyzed
Cases like IP reuse, where a portion of grid need not be veried
Incremental Power Grid Verication becomes a necessity!!!
Introduction Incremental Grid Verication
Introducing Incremental Verication
Abhishek Incremental Power Grid Verication 6 / 32
User identies part of the grid,
that need not be veried,
referred to as sub-grid
Verication is required for nodes
outside the sub-grid, also known
as external nodes
Nodes inside the sub-grid can
either be port or internal nodes:
Port nodes connect the
sub-grid to external nodes
All other sub-grid nodes are
internal nods
Introduction Contributions
Incremental Vectorless Verication
Abhishek Incremental Power Grid Verication 7 / 32
A technique for incremental vectorless verication for R grids
was proposed by Kouroussis et al. [ICCAD 05]
In this work, incremental vectorless verication is extended to
the transient case through the following two contributions:
Efcient computation of upper bounds on worst-case voltage
drops at internal nodes
Macromodeling of the internal grid section by:
Adapting multi-port Nortons theorem proposed in HiPRIME by
Lee et al. [TCAD 05] to our verication framework
Combining moment matching-based reduction by Liao and
Dai [ICCAD 95] with node elimination-based reduction proposed
by B. Sheehan [TCAD 07] to reduce the resultant passive RC
circuit
Background RC Grid Verication
Grid Model
Abhishek Incremental Power Grid Verication 8 / 32
g
c
g
g
c
g g
g
g
c c
V
dd
i
(s,1)
(t)
c
g
c
g g g
g
c c c
g g
c
g g g
c c
g
i (t)
(s,2)
System equation:
Gv(t ) +C
v(t ) = i (t )
Background RC Grid Verication
Verication
Applying a nite-difference approximation to RC system equation:
Av(t ) =
C
t
v(t t ) + i (t )
where
A = G+
C
t
An upper bound on the worst-case voltage drop vector was
proposed by Ferzli et al. [ICCAD 07]:
v
ub
=
_
I +G
1 C
t
_
V
a
where V
a
is the worst-case voltage drop vector at t = t in the
special case when i (t ) = 0, t 0 and is expressed as:
V
a
= emax
i F
(A
1
i )
with emax being an operator to perform element-wise
maximization of its vector argument.
Abhishek Incremental Power Grid Verication 9 / 32
Background RLC Grid Verication
Grid Model
Abhishek Incremental Power Grid Verication 10 / 32
g
i
(s,1)
(t)
g
l g
c
g g
g
V
dd
g
l g
l
c
g g
c c i (t)
(s,2)
c
g g
c c c
l g
g g
c
g g
c c c
g
System equations:
Gv(t ) +C
v(t ) Mi (t ) = i
s
(t )
M
T
v(t ) +L
i (t ) = 0
Background RLC Grid Verication
Verication
The RLC grid can be transformed into a reduced circuit by
eliminating the inductive branch currents as proposed by Abdul
Ghani et al. [TCAD 11]
v(t ) = D
1
Ev(t t ) +D
1
i
s
(t )
where D =
_
G+
C
t
+M
L
t
1
M
T
_
and E =
_
C
t
+M
G
_
To compute the bounds at innity, upper and lower bounds on
voltage drops for r time steps ahead in time are computed and are
given by:
w
r
= w
r 1
+ eopt
i
s
F
[(D
1
E)
r 1
D
1
i
s
]
The upper and lower bounds at innity are now given by:
_
v
ub
()
v
lb
()
_
= (I R)
1
w
r
where R is composed of N and element-wise absolute values of
the entries in N.
Abhishek Incremental Power Grid Verication 11 / 32
Background Model Order Reduction
RC MOR
A large RC interconnect network is partitioned into smaller
sub-networks
Admittance matrix looking into the ports is approximated using the
rst two order moments as:
Y(s) M
0
+M
1
s
where M
0
and M
1
are zero and rst-order moment matrices
respectively
A 2 model is constructed between each pair of ports by matching
the moments:
Circuit between pair of ports is synthesized using T-model
Port-to-ground elements are modeled using parallel RC model
Abhishek Incremental Power Grid Verication 12 / 32
Background Model Order Reduction
Node Elimination (TICER)
Abhishek Incremental Power Grid Verication 13 / 32
The reduction is based on the time
constant of a node
_
N
=
C
N
G
N
_
where C
N
and G
N
are respectively, the sums of
capacitances and conductances incident
on the node.
If
N
is less than a user-specied value of
time constant, the node is removed as
follows:
If nodes i and j were connected to node
N by conductances g
iN
and g
jN
, insert a
conductance
_
g
iN
g
jN
G
N
_
between i and j
If node i had a capacitor c
iN
and j had a
resistor g
jN
, insert a capacitor
_
c
iN
g
jN
G
N
_
between i and j
port - i
C
R
ij2
R
ij1
ij
port - j
T-model
ii
port - i R
ii
C
parallel RC model
Proposed Approach Efcient Bounds
Estimating Internal Nodes Voltage Drops
Partitioned system equation:
_
_
G
11
G
12
0
G
T
12
G
22
G
23
0 G
T
23
G
33
_
_
_
_
v
ext
(t )
v
prt
(t )
v
int
(t )
_
_
+
_
_
C
ext
0 0
0 C
prt
0
0 0 C
int
_
_
_
_
v
ext
(t )
v
prt
(t )
v
int
(t )
_
_
=
_
_
i
s,ext
(t )
i
s,prt
(t )
i
s,int
(t )
_
_
An upper bound on v
ub
can be found as:
v
ub
_
I +G
1 C
t
_
_
_
I
ext
0 0
0 I
prt
0
0 T
T
A
1
int
_
_
emax
i
s
F
_
_
v
ext
(t )
v
prt
(t )
i
s,int
(t )
_
_
Because emax
i
s
F
(i
s,int
(t )) = i
L,int
(vector of local constraint values
for internal current sources), computing an upper bound on v
ub
requires:
Solving LPs for external and port nodes,
Standard system solve
Abhishek Incremental Power Grid Verication 14 / 32
Proposed Approach Macromodeling
Norton Equivalent Current Sources
Abhishek Incremental Power Grid Verication 15 / 32
To nd Norton equivalent currents at port nodes that will
replace the internal current sources:
Disconnect the sub-grid from rest of the grid
Connect each port node to ground
Evaluate current owing through short circuits
Proposed Approach Macromodeling
Modied Grid
System equation for the isolated sub-grid with port nodes
connected to ground:
G
33
v
int
(t ) +C
int
v
int
(t ) = i
s,int
(t )
Current through port node to ground will be given by:
i
(t ) = G
23
v
int
(t )
Using the special case used to dene V
a
, the voltage at time
t = t in this modied grid will be given by:
v(t ) = A
1
Ji
s
(t )
where
J =
_
_
I
ext
0 0
0 I
prt
T
0 0 0
_
_
Abhishek Incremental Power Grid Verication 16 / 32
Proposed Approach Macromodeling
Reducing the Passive Sub-grid
Abhishek Incremental Power Grid Verication 17 / 32
After moving internal current sources to port nodes, we are left
with a passive RC internal network:
To reduce the passive network:
RC MOR to give port-to-port connections using T-model and
parallel RC model
Node elimination on every new internal node generated by the
T-model
Conductance values smaller than a threshold are removed by
setting those entries to 0
Proposed Approach Macromodeling
Verication after Macromodeling
New system matrices:
G =
_
_
G
11
G
12
0
G
T
12
G
22
G
23
0
G
T
23
G
33
_
_
,
C =
_
_
C
ext
0 0
0
C
prt
0
0 0
C
int
_
_
Reduced size:
n = n
ext
+ n
prt
+
n
int
Voltage at time t = t for the reduced grid:
v(t ) =
A
1
Ji
s
(t )
Upper bound on worst-case voltage drop:
v
ub
=
_
I +G
1 C
t
_
_
_
I
ext
0 0
0 I
prt
0
0 T
T
A
1
int
_
_
_
_
emax
i
s
F
(
v
ext
(t ))
emax
i
s
F
(
v
prt
(t ))
i
L,int
_
_
Abhishek Incremental Power Grid Verication 18 / 32
Proposed Approach Results
Experimental Setup
A C++ implementation was written to test the proposed approach
Test grids were generated from user specications:
Grid dimensions
Metal layers, pitch and width per layer
Supply voltage sites and current source distribution
Consistent with 1.1 V 65nm CMOS technology
SPAI (Abdul Ghani et al. [DAC 09]) was used to compute
approximate inverse
Computations were done using a 2.6 GHz Linux machine with
24Gb of RAM
Abhishek Incremental Power Grid Verication 19 / 32
Proposed Approach Results
Experimental Results
1
= 0.1mV
2
= 0.01mV = 5ps = 5 10
3
F =
_
i
s
: i
s
F, for which i
s
= (
Ji
s
)|
_
where = n
ext
+ n
prt
and the notation |
v
ub
=
_
I +G
1 C
t
_
_
_
I
ext
0 0
0 I
prt
0
0 T
T
A
1
int
_
_
_
emax
i
F
(
A
1
|
s
)
i
L,int
_
Abhishek Incremental Power Grid Verication 23 / 32
Extensions Dimensionality Reduction
Dening
F
1
= 0.1mV
2
= 0.01mV = 5ps = 5 10
3
w
r ,prt
_
=
_
w
r 1,ext
w
r 1,prt
_
+ eopt
i
r t
[((
D
1
E)
r 1
D
1
)|
s
]
_
w
r ,int ,max
_
A
1
int
C
int
t
_
r 1
A
1
int
i
L,int
+T
T
r t
w
r ,prt ,max
w
r ,int ,min
T
T
r t
w
r ,prt ,min
_
where i
s
is the -vector of modied current source conguration,
r t
is an approximation for the new feasible space at t = r t
with the transformation matrix given by:
T
r t
= G
23
_
A
1
int
C
int
t
_
r 1
A
1
int
A
int
T
T
r t
=
C
T
int
t
T
T
(r 1)t
T
r t
can be computed iteratively by using the above relation
Abhishek Incremental Power Grid Verication 28 / 32
Extensions Chip Power Model
Experimental Results
1
= 0.1mV
2
= 0.01mV = 5ps = 5 10
3