Scribd Logo
Carica

Benvenuto in Scribd!

  • VHDL Course Contents

    Caricato da

    Ahmed Saeed
    14 visualizzazioni1 pagina
    This course outline covers digital system design using VHDL over 13 weeks. Students will learn VHDL concepts and language features, and apply them in weekly labs to design systems like multiplexers, decoders, counters, adders, multipliers, and finite state machines. Later labs involve hierarchical design, subprograms, testbenches, and reusable parameterized designs. The course aims to teach hardware modeling, VHDL, and designing for Xilinx FPGAs through hands-on projects.

    Descrizione originale:

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Formati disponibili

    PDF, TXT o leggi online da Scribd

    Hai trovato utile questo documento?

    Questo contenuto è inappropriato?

    Segnala questo documento
    This course outline covers digital system design using VHDL over 13 weeks. Students will learn VHDL concepts and language features, and apply them in weekly labs to design systems like multiplexers, decoders, counters, adders, multipliers, and finite state machines. Later labs involve hierarchical design, subprograms, testbenches, and reusable parameterized designs. The course aims to teach hardware modeling, VHDL, and designing for Xilinx FPGAs through hands-on projects.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Scarica in formato PDF, TXT o leggi online su Scribd
    Segnala contenuti inappropriati
    14 visualizzazioni1 pagina

    VHDL Course Contents

    Caricato da

    Ahmed Saeed
    This course outline covers digital system design using VHDL over 13 weeks. Students will learn VHDL concepts and language features, and apply them in weekly labs to design systems like multiplexers, decoders, counters, adders, multipliers, and finite state machines. Later labs involve hierarchical design, subprograms, testbenches, and reusable parameterized designs. The course aims to teach hardware modeling, VHDL, and designing for Xilinx FPGAs through hands-on projects.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Scarica in formato PDF, TXT o leggi online su Scribd
    Segnala contenuti inappropriati
    di 1

    Course Outlines

    DigitalSystemDesignusingVHDL

    Eng. Ahmed Saeed

    HardwareModelingOverview DesignMethodology VHDLLanguageConcepts SignalsandDataTypes VHDLOperatorsandExpressions Lab1:VHDLSimulationandRTLVerification ConcurrentStatements Lab2:MUXs,Decoders,andE3coder SequentialStatements ControlledOperationStatements Lab3:Dlatch,DFF,andCounterwithload BehavioraltoRTLCoding AdvancedProcessStatements Lab4:AddersandMultipliers FiniteStateMachines Lab5:Finitestatemachinesexamples Lab6:Differentexamples HierarchicalDesign Lab7:connectingcomponents Modeling&Simulation:Subprograms,DesignAttributes,AccessTypes& Blocks Lab8:Modeling TestbenchStimulus Lab9:ModelTestbench UtilizingTextIO Lab10:TextIOTestbench RTLDesign Lab11:RTLandScalableDesign DesignReuseandParameterizedDesign Lab12:FSMandScalableDesign TargetingXilinxFPGAs Lab13:ImplementandDownload Project

    Potrebbero piacerti anche