Sei sulla pagina 1di 2

ECE 3364 Circuits II Power Formulas (front)

Instantaneous power p (t ) = v(t ) * i (t )


In AC-circuits
v(t ) = v m cos(ω 0 t + θ v ) and i (t ) = i m cos(ω 0 t + θ i ) Inductors: θ v − θ i = π / 2 . Capacitors: θ v − θ i = − π / 2

cos(θ v − θ i )[1 + cos(2ω0 t )] − m m sin(θ v − θ i ) sin( 2ω0 t ) v ⋅ a where i (t ) is the 0° reference


vm im v i
p(t ) =
2 2
p (t ) = m m cos(θ v − θ i )[1 + cos(2ω0 t + θ v + θ i )] v ⋅ a where θ v & θ i can be referenced with respect to any 0° reference
v i
2
v i v i
Average power P = m m cos(θ v − θ i ) watts Reactive power Q = m m sin(θ v − θ i ) var s
2 2
Power factor angle pfa = θ v − θ i Power factor pf = cos(θ v − θ i ) Reactive factor rf = sin(θ v − θ i )
Lagging (current-phase lags voltage-phase) θ v > θ i leading (current-phase leads voltage-phase) θ v < θ i
v i
RMS values v rms = m and i rms = m so that P = v rms i rms cos(θ v − θ i ) watts
2 2
Note: "rms" and "effective" are synonymous, so you often see v eff instead of v rms , etc.
~ ~ ~ 2 ~ 2
Complex power S = P + jQ v⋅a Apparent power S = P2 + Q2 v⋅a S = Vrms I rms * = Vrms / Z * = I rms Z
v i v i
S = m m e (θv −θi ) = m m ∠(θ v − θ i ) v ⋅ a P = S cos(θ v − θ i ) watts Q = S sin(θ v − θ i ) var s
2 2
Given S , a lagging pf , P =| S | pf watts and Q = S sin( + cos −1 ( pf )) var s
Given S , a leading pf , P =| S | pf watts and Q = S sin( − cos −1 ( pf )) var s
In phasor notation (AC-circuits)
~ ~ ~ v ~ i
V = v m ∠θ v and I = i m ∠θ i or in RMS units V rms = m ∠θ v = v rms ∠θ v and I rms = m ∠θ i = i rms ∠θ i
2 2

( )
~ ~* ~
v m im V I ~ ~ * | V rms | 2 ~
S= ∠(θ v − θ i ) = = V rms I rms v⋅a = = | I rms | 2 Z Load
2 2 *
( Z Load )
Balanced 3-phase circuits (AC)
Pos phase seq: V BN = (1.0∠ − 120°) V AN ; VCN = (1.0∠ + 120°) V AN and V BC = [1.0∠ − 120°]V AB ; VCA = [1.0∠ + 120°]V AB
~ ~ ~ ~ ~ ~ ~ ~

Neg phase seq: V BN = (1.0∠ + 120°) V AN ; VCN = (1.0∠ − 120°) V AN and V BC = [1.0∠ + 120°]V AB ; VCA = [1.0∠ − 120°]V AB
~ ~ ~ ~ ~ ~ ~ ~

Pos phase seq: V AB =


~
( ~
)
3∠ + 30° V AN
~ ⎛
I AB = ⎜⎜
1 ⎞~
∠ + 30° ⎟⎟ I aA
~ ~
note: I AN = I aA
⎝ 3 ⎠

Neg phase seq: V AB =


~
( ~
)
3∠ − 30° V AN
~ ⎛
I AB = ⎜⎜
1 ⎞~
∠ − 30° ⎟⎟ I aA
⎝ 3 ⎠
~ rms ~ rms
PAY −load = V AN I aA cos(θ VAN − θ I aA ) = PBY −load = PCY −load watts PTTL = 3 PA
~ rms ~ rms
Q YA −load = V AN I aA sin(θ VAN − θ I aA ) = Q BY −load = QCY −load var s QTTL = 3 Q A

S A = V AN I aA ( )
~ rms ~ rms * ~ rms ~ rms
= V AN I aA ∠(θ VAN − θ I aA ) = S B = S C
Voltage source transformation: Y → Δ and Δ → Y
a
ZY
a’
a
vab’
Y →Δ: v ab' = ( 3∠ + 30o )va'n Z Δ = 3 ZY
va’n +
+
-

-
n vca’ a’ b’ ZΔ ⎛ 1 ⎞ 1
-
+ +- vb’n -
+ Δ → Y : v a 'n = ⎜⎜ ∠ − 30 o ⎟⎟ v ab' ZY = Z Δ
vc’n c’ ⎝ 3 ⎠ 3
c
+

For Y → Δ load transformation, just let voltages =0


-

b b
vbc’ For Δ → Y load transformation, just let voltages=0
c
ECE 3364 Circuits II Power Formulas (back)

Currents/Voltages at the load

VCA VCN I cC VBC I bB


VAB I BC I aA
30° I CA 30°
30° 30° VBN
VAN 30° 30°
I AB
30° I AB VAN 30°
VBN 30° 30° I CA
30° 30°
VBC I bB I BC I aA VCA VAB
VCN I cC
Positive phase sequence Negative phase sequence

Design of a load impedance Z L = RL + jX L for maximum power transfer to the load.

Z th=R th+jX th
Case 1: Both R L and X L can be chosen without any constraints. Choose Z L = ( Z th ) * .
Case 2: Constrained. a ≤ R L ≤ b and c ≤ X L ≤ d . Step 1: Choose X L as near to
Vth +
X L = ( X th ) * as c ≤ X L ≤ d permits. Step 2: choose R L as near to - ZL =R L+jX L
RL = (Rth )2 + ( X th + X L )2
as a ≤ R L ≤ b permits.
Case 3: Z L = Z L ∠θ Z L where θ Z L is specified and cannot be changed, and Z L can be chosen by the circuit
designer. Choose Z L = Z th

Design of a series-impedance Z d = R d + jX d for maximum power transfer to the load.


Case 1: Both Rd and X d can be chosen without any constraints. Z th=R th+jX th Zd =R d +jX d
Choose Rd = 0 . Choose X d so that (X th + X d + X L ) = 0
Case 2: Constrained. a ≤ Rd ≤ b and c ≤ X d ≤ d . Step 1: choose Rd as near to 0 Vth +
-
as a ≤ Rd ≤ b permits. Step 2: Choose X d so that (X th + X d + X L ) is as near to 0
ZL =R L+jX L
as c ≤ X d ≤ d permits.
Case 3: Z d = Z d ∠θ Z d where θ Z d is specified and cannot be changed, and Z d can be chosen by the circuit
[ ]
designer. Choose Z d = − ( Rth + R L ) cos θ Z d + ( X th+ X L ) sin θ Z d if it yields a value Z d > 0 , else choose
Rd = X d = 0

Wattmeters

+ cc1 + A
+ cc1 A
pc1 3 3
B phase B phase
load + load
pc2
pc1
+ cc2 + C C

~ rms ~ rms ⎛ ⎞
wattmeter reading = Vαβ I γδ cos⎜θ vαβ −θ i ⎟ PTTL = W1 + W2 QTTL = 3 W1
⎝ γδ ⎠

Potrebbero piacerti anche