MANUAL DE SERVIO

Sony Corporation
Sony Brasil Ltda
Publicado por Engenharia da Qualidade
Brazilian Model
2006.04
Ver. 1.0 04.2006
ESPECIFICAES
CDX-GT707DX
Amplificador
Sadas: Sadas para alto-falantes
Impedncia do alto-falante: 4 8 ohms
Sada de potncia mxima 52 W 4 (a 4 ohms)
Geral
Sadas Terminal de sada de udio (frontal/traseiro)
Terminal de saida do subwoofer (mono)
Terminal de controle de antena eltrica
Terminal de controle do amplificador de potncia
Entradas Terminal de controle de telefone ATT
Terminal de controle de iluminao
Terminal de entrada de controle BUS
Terminal de entrada de audio BUS/AUX IN
Terminal de entrada do controle remoto
Terminal de entrada da antena
Loudness +8 dB at 100 Hz
+0 dB at 10 kHz
As sees de Sintonizador e CD no requere os ajustes.
Reprodutor de CD
Relao sinal/rudo 120 dB
Resposta de freqncia 10 20,000 Hz
Wow e flutter Abaixo do limite mensurvel
Rdio
FM
Faixa de sintonia: 87.5 107.9 MHz
Intervalo de sintonia FM: 200 kHz
Terminal de antena: Conector de antena externa
Freqncia intermediria 10.7 MHz
Sensibilidade til 9 dBf
Seletividade 75 dB at 400 kHz
Relao sinal/rudo 67 dB (estreo), 69 dB (mono)
Distoro harmnica a 1 kHz
0.5% (estreo), 0.3% (mono)
Separao 35 dB a 1 kHz
Resposta de freqncia 30 15,000 Hz
AM
Faixa de sintonia 530 1,710 kHz
Terminal de antena: Conector de antena externa
Freqncia intermediria 10.7 MHz/450 kHz
Sensibilidade 30 V

Auto-rdio FM estreo/AM
com toca-discos a laser
Continua na prxima sada
Photo: CDX-GT700D
Modelo que utiliza mecanismo similar Novo
Tipo do mecanismo de CD MG-611WD-186//Q
Modelo da Unidade Otica KSS1000E
Instrues do
Acrobat Reader
19 19
CDX-GT707DX
CDX-GT707DX
4-1. DIAGRAMA EM BLOCOS SEO CD
SEO 4
DIAGRAMAS
83 RFO
RF AMP,DIGITAL SERVO,
DIGITAL SIGNAL PROCESSOR
IC2
X801
11.2896MHz
89 RFEQO
3 RFRP
6 TEI
88 RFI
RFRPI
2 RFZI
7 TEZI
9 F0O
PD1
PD2
E
F
I-
V
A
M
P
PD LD
DETECTOR
81 AGCI
82
94
96
95
97
98
TNI
FPI1
FNI1
FPI2
FNI2
TPI
<VRO>
91 LDO 92 MDI
(FOCUS)
(TRACKING)
2-AXIS DEVICE
OPTICAL
PICK-UP BLOCK
(KSS1000E)
Signal Path
: CDPLAY
: FM
LASER DIODE
M
M
M
18
17
VO3
VO3+
14
13
VO1+
VO1
12
11 VO2
VO2+
10
9
VOL+
VOL
FWD
REV
1
28
OPIN4 26
OPIN4+27
OPOUT4 25
10 TRO OPIN3 23
OPIN3+24
OPOUT3 22
12 FMO OPOUT1 4
13 DMO OPOUT2 7
MUTE 21
BIAS 20
16
15
VO4
VO4+
M903
(LOADING)
M901
(SPINDLE)
M902
(SLED)
FOCUS/TRACKINGCOIL DRIVE,
SLED/SPINDLE/LOADING
MOTOR DRIVE
IC1
51 PIO3
48 PIO0
36 MSTBY
58 ZDET
37 /RST
43 /CCE
42 BUCK(CLK)
41 BUS3(SI)
FL
RL
SUB
A-L
MAIN
SECTION
A
62 AOUT1 (P07)
63 BCK (P08)
27 DEC_SSTBY
15 CD_ZDET
14 CD_XRST
13 CD_XCCE
64
22 56 5 7
27
26 LRCK (P09)
53 MEC_SELFSW
45 MEC_INSW
42 MEC_LIMIT
12 CD_BUCK
11 CD_BUS3
40 BUS2(SO) 10 CD_BUS2
39 BUS1 8 CD_BUS1
38 BUS0 7 CD_BUS0
81 X1
80 X0
MECLOAD 43
DRVON 6
MECEJ ECT 44
CD
SYSTEM CONTROL
IC3
+1.5V REG
IC6
SYSTEM CONTROL
IC303 (1/3)
D/A, A/D CONVERTER
IC801
LPF
IC471
37 DEC_XMUTE
SDIN0 AUXL1
57 AUXR1 BCLK0 R-CH
LRCLK0
33 MCLKI
40 DVDD
30 VDRIVE
47 DVDD
30 DEC_INT
SW2
(SELF)
46 MEC_DSW SW1
(DOWN)
SW3
(DISCIN)
SW4
(LIMIT)
56 UNISI
25 RXD
57 UNISO
58 UNICKI
50 BUS_ON
51 BU_IN
75 RSTX
61 XFLASH& EJ ECT_OK
67 MECON_CHK
1 CDON_1500MV
1.5V_ON
63 MECON
64 CDON
66 ZMUTE
60 A_ATT
26 TXD
PD1
E
F
VC
VC
VC
LOAD
LD
MONOUT
FCS+
FCS
TRK+
TRK
PD2
AUTOMATIC
POWER
CONTROL
Q21
+1.5V ON/OFF
SWITCH
Q2,3
SWITCHING
DRIVER
Q651,652
R-ch is omitted dueto sameas L-ch.
24
23
X2
16.934MHz
X1
12MHz
XI
XO
MAIN
SECTION
B
EJ ECT_OK
UNI SI
UNI SO
ATT
59 LINKOFF LINK OFF
UNI CLK
BUS ON
BU CHK
SYS RST
47
CD_ON
VOUT
49
CDM_ON 48
Z_DET
CD+6V
50
68 CDON_CHK
1 5 VDD
3 CE
+3.3V SWITCHING
REG.
IC650
IN BATT1
BATT
5 1 VCC
4
OUT
CD+3.3V
+1.5V
+3.3V
+1.7V REG.
Q801
+3.3V
+1.5V
BU+3.3V
84
100
58 3 1 VOUT1
60 VOUT3
72 VINL1
73 VINR1
59 VOUT2 R-CH
R-CH
(Page20)
(Page20)
20 20
CDX-GT707DX
CDX-GT707DX
4-2. DIAGRAMA EM BLOCOS SEO PRINCIPAL
1 ANT
10
DATA
IN/OUT SELECT,
ELECTRICVOLUME
IC401
PJ 501
(ANTENNA)
TUX501
(TUNER UNIT)
POWER AMP/
MULTIPLE VOLTAGE REGULATOR
IC201
SYSTEM CONTROL
IC303 (2/3)
AMP
IC474
CNP101
PJ 401(2/2)
CN401
9
CLK
R-CH(FRONT)
R-CH(REAR)
BATT
14 L-OUT
6 AUX-L-IN
5 AUX-L-GND
4 AUX-R-GND
2 FIL
3 AUX-R-IN
13 R-OUT
TU-R
TU-L 4
3
10 VCC
11 TU_VDD
15 E2P_VDD
13 TU_SCL
14 TU_SDA
6
7
S_METER
16
TU_MUTE
E2P_SCL
17 E2P_SDA
UNI SO
UNI SI
UNI CLK
ATT
LINK OFF
BU CHK
BUS ON
SYS RST
RESET
STBY
83 VSM
21 TUNER ATT
23 EECKO(TU)
22 EESIO(TU)
AUDIO+8.3V
TU+5V
BU+3.3V
L
R
43
42
MUTE 41
GROUND
SWITCH
Q408
R-CH
L
R
35
37
SUB-OUT
RL-OUT
36 FL-OUT
R-CH
R-CH
5
3
OUT-FL+
OUT-FL
OUT-RL+
OUT-RL
9
7
29
27
6
SW1 (AMP_REM)
R-CH
SW2 (ANT_REM)
VP2
20 VP1
35 VP (REG) BATT
30
37
REG1 (AUDIO+B)
REG2 (BU5V)
31
33
REG3 (SERVO)
REG4 (DR+B)
34 REG5 (ILL)
TU+5V
38
39
FR-OUT
RR-OUT
2 SDA
AUDIO+8.3V
B_UP+5V
CD+3.3V
CD+6V
ILL+B
4 SCL
SDA
SCL
22 STB
25 DIAG
AUDIO+8.3V
15
13
7
10
12
4
11
16
1
9
2
3
5
6
SCL
SDA
SCL
SDA
27 I2C_CKO
28 I2C_SIO
D904 D906
25 ATT
41
40
AMP_STB
AMP_DIAG
16 ACGND 20 BEEP
58 BU_IN
54 TESET_IN
11 IN-RL
FL+
FL
RL+
RL
FR+
FR
RR+
RR
AMP-R
ANT-R
ACC
TEST
12 IN-FL
MUTE
Q470
MUTE
Q171
MUTE
Q181
MUTE CONTROL
Q401,402
56 SYSRESET
57 BUS_ON
5 UNI_CKO
4 UNI_SI
3 UNI_SO
10 B CHK
13 RESET
12 BUS ON
11 CLK IN
8 DATA OUT
9 DATA IN
3 BATT
4 CLK
6 DATA I/O
4
5
6
3
8
7
2
1
52 ACC_IN
ACCCHECK
Q102
TU+5V REG
Q501
BU+3.3V B_UP+5V
+3.3V REG
IC301
BATT
TH100
BATT
CNP102
(BUS CONTROL IN)
ATT 53 TEL_ATT
TEL ATTENATIONSWITCH
Q103
R-CH
R-CH
F901
D120
D121
L
R
AUDIOOUT
REAR
L
R
AUDIOOUT
FRONT
L
R
SUB OUT
(MONO)
CD
SECTION
A
CD
SECTION
B
DISPLAY
SECTION
C
BATT
14
ILL 51 ILL_IN
ILLUMINATIONCHECK
Q907
OVER VOLTAGE
DETECT
Q101
BUS INTERFACE
IC110
1 BUS ON
2 RST
D301
D
1
2
8
(BUS AUDIOIN)
PJ 401(1/2)
BUS ON
SWITCH
Q110,111,112
26 BUS/AUX
29 E_VOL_SO/TX
31 E_VOL_CKO
30 E_VOL_MUTE/RX
PRE AMP
IC402
19 OUT(RL)
3 OUT(FL)
17 RL+
5 FL+
D105
D104
LINE AMP
IC470
D401
3 1
12 14
1 3
10 8
A-L
16 SUB-IN SUB
33 RR-IN R-CH
31 RL-IN RL
32 FR-IN R-CH
30 FL-IN FL
Signal Path
R-CHis omitted dueto sameas L-CH.
: FM
: MW/LW
: BUS AUDIO
(Page19)
(Page19)
(Page21)
21 21
CDX-GT707DX
CDX-GT707DX
4-3. DIAGRAMA EM BLOCOS SEO DISPLAY
T620
DC-DC
CONVERTER
TRANSFORMER
DC-DC
CONVERTER
IC620
D623,624
D620,621
D622
FL+4.3V
BATT
BATT1
FL+1V
FL+55V
X301
32.768kHz
REMOTE
CONTROL
SIGNAL
RECEIVER
IC903
EEPROM
IC802
9
8
11
13
84
98
99
85
55
86
10
FL DISPLAY DRIVE
IC901
FL900
FLUORESCENT
INDICATOR
TUBE
KEY_IN0
DISP SI/RX
DISP SO/TX
LAT_TA2_OUT
FL_DAT1
FL_DAT2
FL_DAT3
FL_CLK_IN
KEY_IN1
88 KEY_ACK0
89 KEY_ACK1
87 KEY_ACK2
FL+3.3V
Q624
S302
(FRONT PANEL DETECT)
BU+3.3V
FLD_ON
RC_IN1
RC_IN0
RESET
1 SIRCS
EESIO(DSP)
EECKO(DSP)
2 IN 1 OUT
2 OUT
5 SDA
6
36
35 SCL
XCOUT
XCIN
XOUT
XIN
X302
6MHz
S303
RESET
30
29
SYS_SI
SYS_SO
93 DISP_CE 1 SYS_CE
LAT
SI1
SI2
SI3
CLK
GCP_TA4_IN
BK_TA3_OUT
GCP_TA0_OUT
100 DISP CKO 31 SYS_CLK
90 DISP_RESET 10 RESET
1
RESET
IC904
ILL+B
91 NOSE_SW
92 DOOR SW
73 FSWOUT
2 FSW-IN
72 FL_ON
74 FLD_ON
95 DOOR_IND
LED911921,923925
LSW903(1/2)913(1/2)
LED931,932
CN902
BU+3.3V
RESET
STBY
KEY MATRIX
S900905,906(2/2),
907911
LSW903(2/2)913(2/2)
SYSTEM CONTROL
IC303 (3/3)
78 RE_A
77 RE_B
X901
6.75MHz
ROTARY ENCODER
S906(1/2)
VOL/
PUSHSOUND
S901
Z
RESET
IC302
CNJ 101
(REMOTE IN)
LEDDRIVE
Q134,601
24 12
33 6
99 5
3 4
35
FL_CLK_IN 5
FL_CLK_OUT 100
7
28
22
19
XOUT 11
XIN 13
MAIN
SECTION
C
FL B+
SWITCH
Q301,302
POWER
CONTROL
Q623,Q642
SWITCHING
DRIVE
Q620
DC-DC
CONVERTER
CONTROL
Q621,622
7 4
1
5
VCC
OUT
IN
CT
D907
GCP 11
BK 13
(Page20)
22 22
CDX-GT707DX
CDX-GT707DX
NOTA PARA PLACAS DE CIRCUITO IMPRESSO E DIAGRAMAS ESQUEMTICOS
ESTA NOTA COMUM PARA PLACAS DE CIRCUITO
IMPRESSO E DIAGRAMAS ESQUEMTICOS.
(Em adio a isto, a nota necessria e impressa
em cada bloco.)
Para Diagramas Esquemticos.
Nota:
Todos capacitores esto em F ou descrito diferente. (p: pF)
50 WV ou menos no so indicados exceto para eletrolticos
e tntalos.
Todos resistores estao em e 1/4

W ou a menos de outra
forma especificada..
f : componente interno
C : designacao do painel
Para Placas de Circuito Impresso.
Nota:
X : Peas tiradas do lado do componente
Y : Peas tiradas do lado do condutor.
a : Furo vasado.
: Lado da trilha que nao e vista.
(As demias trilhas no so indicadas.)
A: B+ Line.
B: B Line.
H: adjustment for repair.
Tenses e formas de ondas so DC em relao terra
sob condies de sem sinal.
Seo menanismo do CD (1/2), (2/2)
Sem Indicao : CD PLAY
Sees Principal e Display (1/4), (2/4), (3/4), (4/4)
Sem Indicao : FM/MW
< > : CD PLAY
: Impossvel de Medio
As tenses so medidas com VOM (Impedncia de 10 M).
As variaes de tenses podem ser notadas devido a
tolerncias.
As formas de ondas so medidas com um osciloscpio.
As variaes de tenses podem ser notadas devido a
tolerncias normais de produo.
Nmeros com um circulo referem-se a formas de onda.
Simbologia.
J : CD PLAY
F : FM
f : MW/LW
L : BUS AUDIO
Caution:
Pattern face side: Parts on the pattern face side seen from the
(Side B) pattern face are indicated.
Parts face side: Parts on the parts face side seen from the
(Side A) parts face are indicated.
Q
C
Esses so omitidos
E B
E
Esses so omitidos
C B
C
Esses so omitidos
B E
FORMAS DE ONDAS
Placa SERVO
(CD PLAY)
Placa PRINCIPAL
4-4. LOCALIZAO DAS PLACAS DE CIRCUITO
Placa PRINCIPAL
Placa SUB
Placa SENSOR
Placa SERVO
Placa Display
tSintonizador
(TU1)
1 IC2 5 (FEI)
Approx.
1Vp-p 0 V
0.6 Vp-p
16.9344 MHz
Approx. 100 mVp-p
50 mV/DIV, 5 msec/DIV
0.5 V/DIV, 0.5 sec/DIV
2 IC2 6 (TEI)
200 mV/DIV, 5 msec/DIV
6 IC2 oh (FPI2), oj (FPI1)
0.5 V/DIV, 0.5 sec/DIV
Approx. 400 mVp-p
3 IC2 wd (XI)
0.2 V/DIV, 0.2 sec/DIV
7 IC3 ia (X1)
0.5 V/DIV, 0.2 sec/DIV
1.1 Vp-p
12 MHz
4 IC2 ia (RFI)
0.5 V/DIV, 0.5 sec/DIV
5 IC2 of (FNI2), og (FNI1)
1.5 Vp-p
1.5 Vp-p
0 V
1 IC901 qa (XOUT)
3.0 Vp-p
1 V/div, 50 nsec/div
6.747 kHz
Placa Display
11 Vp-p
6 IC620 4 (OUT)
5 V/div, 1 sec/div
2.97 sec
3.2 Vp-p
10 Vp-p
11.2896 MHz
3 IC650 4 (OUT)
4 IC303 9 (XCOUT)
5 V/div, 1 sec/div
2 IC801 ed (MCLKI)
1 V/div, 50 nsec/div
2.7 Vp-p
1 V/div, 10 sec/div
32.768 kHz
2.1 Vp-p
8.664 MHz
1 IC551 0 (XT0)
1 V/DIV, 50 nsec/DIV
3.6 Vp-p
6 MHz
5 IC303 qa (XOUT)
1 V/DIV, 50 nsec/DIV
3 sec
Nota:
Os componentes identificados
ipela marca 0 ou linha ponti-
lhada so crticos para a segu-
rana. Substitua somente por
nmero especificado.
24 24
CDX-GT707DX
CDX-GT707DX
4-6. DIAGRAMA ESQUEMTICO SEO MECANISMO DO CD (1/2)
(Page25)
R14 R15
I C6
R132
R133
C10
TP21
TP22
TP28
TP29 TP30
T
P
4
2
T
P
4
5
T
P
4
6
C39
R41
R40
R39
R38 R27
R25
R26
R24
R23
R22
TP33
TP32
T
P
3
7
T
P
3
6
R58
TP39
TP38
T
P
4
7
T
P
4
8
TP41
T
P
3
5
T
P
3
4
R42
TP50
TP49
TP23
TP24
TP25
TP26
TP27
TP52
TP31
R18
C14
TP51
R57
R55
TP53
I C2
C12
C13
C17
C56
C54
C24
C55
C51
C50
C53
C47
C49
C46
C
2
2
C
2
0
R
2
8
FB2
FB3
C31
C30
R36 R30
C42
C41
C72
C60
C43
C58
R29 R19
C132
C80
C133
C
2
6
C
2
5
C
3
2
C
3
3
R33
R31
R32
R34
C36
T
P
4
3
T
P
4
4
C29
C23
C40 R37
Q2
Q3
C15
R43
C44
R44
C45
R53
R52
R54
C18
C48
C52
C19
R13
R12 C16
R16
R11
C11
FB4
CN1
X2
Q21
R35
R20
R
4
8
R
4
7
R
4
6
25 25
CDX-GT707DX
CDX-GT707DX
ICB/D
R73
R72
R71
R
8
3
T
P
6
7
T
P
6
8
TP69
TP72
TP63
TP64
TP65
R85
R77
R68
R67
R69
R
6
0
R
6
1
R
6
2
R
7
9
R
8
0
R
8
1
R
8
2
R
8
4
R70
R9
TP15
TP14
TP1
TP2
TP3
TP4
TP5
TP6
TP7
TP8
TP9
TP10
TP11
TP71
TP61
TP62
R
6
3
R
6
4
R
6
5
R
2
1
TP12
TP13
TP74
TP75
TP76
TP77
TP78
TP79
TP80
TP81
TP82
TP83
TP84
TP85
TP86
TP87
TP88
TP89
TP90
TP91
TP92
TP97
TP98
TP99
BP60
BP10
C69
C70
C68 C66
C62
C71
SW3
SW2
SW4
SW1
M901
M902
M903
C7
I C1
R96
R74
R87
TP70
R75
R97
R98
R8
R5
R6
R2
R1
C
6
7
R
7
8
X1
R86
R88
CN2
R142
R145
R143
I C3
4-7. DIAGRAMA ESQUEMTICO SEO MECANISMO DO CD (2/2)



(Page30)
(Page24)
28 28
CDX-GT707DX
CDX-GT707DX
4-9. DIAGRAMA ESQUEMTICO SEO PRINCIPAL (1/4)


(Page29)
(Page31) (Page30)
ICB/D
ICB/D
ICB/D
ICB/D
R
5
0
4
R
5
2
2
R
5
2
1
R485
R501
R
5
0
2
F
B
5
0
2
R481
R479
R478
R480
R864
R
8
5
4
R658
C651 C655
D
6
5
1
R860
R858
R853
R657
R476
R470
R472
R471 R475
R473
D501
D652
C885
R
4
6
1
R
4
6
2
R859 R851
C882
C
8
8
1
R661
C854
C865
C871
R656
C172
C182
C272
C282
C410
L651
L652
C482
C479
C481
C480
C857
C434
R663
R
4
5
1
R
4
5
2
R
4
5
3
R
4
5
4
R
4
5
5
C
4
5
5
C
4
5
6
C
4
5
7
C
4
5
8
C
4
5
9
D653
L801
R556
R555
C474
C476
C472
C471
C469
C477
C473
C884
C883
C868
C860
C859
C856
C852
X
8
0
1
FB801
C409
C408
C433
L655 L654 L653
Q651
C654
R664
C815
C867
C866
R810 R809 R808 R807
C814 C813 C812 C811
R811
R812
C817
C816
R802
C802
R801
C820
C
8
5
0
C822
I C471
C478
R477
R474
I C472
C421
C422
C423
R420
C424
I C401
R498
L401
I C470
C475
C419 C420
R411 R410
C417 C418
R405 R404
R487
R488
R484
L800
R852
R863
C855
C853
R861
C851
R659
R660
R862 Q
6
5
2
R869
R868
C872
R655
C652
R654
C653
R855
C858
C863 C862 C864
C861
Q501
C510 FB501
C
5
1
3
C
5
4
4C
5
0
9
L503
C501
C502
R505
JR609
R599
PJ501
R483
R557
X551
C559
C560
FB551
C557 R553
R554
C558
FB552 C553 C561
C554
C555
C556
I C551
TUX501
Q380
R380
R551
R552
C
5
5
2
C
5
5
1
Q552
Q551
C
5
1
4
C470
I C801
C870
C869
Q801
R662
C656
I C650
29 29
CDX-GT707DX
CDX-GT707DX
ICB/D
ICB/D
C203
R201
R106
R105
R104
R110
R109
R402
D121
D120
R112
D118
R929
R922
R424
R403
R406
D113
D116
D117
D111
D110
D114
D115
R408
D909
Q402
R184
R174
R274
D402
R143
R434
R185
R284
R243
R275
R423
R175
R432
R285
CN401
C403
R430
C173
C183
C273
C283
FB402
R207
C437
C440
D112
C208
C209
C216
C217
C439
C438
C231
C201
C207
C219
C218
C206 C236
C238
C239
C237
C227 C210 C215
C232
C229
C491
C142 C242
C288
C188
C178
C278
C442
R921
R920
R108
R107
C107
Q281
Q271
Q401
D401
R401
C401
R202 C202
C204
R204
R206
R205
R203
R407
Q181
Q171
Q470
C412
C443
C228 C205
R409
C411
C430
I C474
R433
C441
C436
R431
R429
R436
R435
C400
C226
C225
C214
C223
C221
C212
C211
D119
R142
R242
D109
R103
C102
C903
R111
D108
D106
PJ401
F901
Q408
Q103
Q907
Q102
C431
I C402
I C201
CNP101
L101
C103
4-10. DIAGRAMA ESQUEMTICO SEO PRINCIPAL (2/4)
(Page28)
(Page30) (Page31)
30 30
CDX-GT707DX
CDX-GT707DX
R
3
3
8
R
3
3
9
R
3
4
3
R
3
4
4
R
3
4
5
R
3
5
0
C326
R337
R
3
3
6
R
3
5
1
R
3
3
3
CNP301
C303
C311
R364
R367
R335
JR618
R
3
2
3
R857
X301
R306
C333
D301
X302
C334
FB328
C306
C304
C331
C886
R356
R332
R357
C316
C315
C328
C317
L303
C327
S303
S302
JR608
I C301
C321
C332
I C302
C313
R334
R309
R342
D907
JR607
C
3
1
8
TP9
R372
R325
R373
R856
R
3
8
2
R
3
8
1
R365 R366
R
3
4
6
R
3
2
2
R
3
1
4
L301
FB334
FB333
FB332
FB335
C302
C301
C305
FB329
D906
D904
I C802
I C303
R363
R361
R360
R313 R
3
1
2R
3
0
2
R
3
0
3
R377
D322
R
3
3
1
R
3
4
7
C322
C323
R307
R321
R310
R311
R324
R320
4-11. DIAGRAMA ESQUEMTICO SEO PRINCIPAL (3/4)


(Page25)
(Page28) (Page29)
(Page31)
31 31
CDX-GT707DX
CDX-GT707DX
IC B/D
IC B/D
C101
R115
R119
R114
R633
C621
R116
R319
R318
R626
C622
C112
D622
D623
R630
R629
D
6
2
0
J
R
6
1
5
D624
D
1
0
3
D
1
0
1
D
1
0
2
D104
D105
D128
C625
R644
C624
R621 R620
R625
L304
R623
R622
D630
TH100
R101
R102
C340
C341
C342
JR605 JR602 JR606
I C620
I C110
Q111
Q110
CNP102
CNJ101
JR613
R636
C629
R637
JR604
C628
Q622
Q621
R632 D626
R631
D625
R628
R627
C626
Q623
Q642
Q302
Q301
C620
R624
L620
C111
C110 R127 R126
R118 R117
Q112
Q101
Q620
C623
D621
R601
R602
R603
Q134
Q601
D851
D850
D849
D848
D847
D846
CNVSS
ILL
D845
D844
D842
C520
R845
C633
D841
D840
L502 L520
CN701
D843
JR621
JR603
T620
Q624
4-12. DIAGRAMA ESQUEMTICO SEO PRINCIPAL (4/4)
(Page28) (Page29)
(Page30)
(Page34)
34 34
CDX-GT707DX
CDX-GT707DX
F
B
9
0
4
FB917
FB911
L
A
T
_
T
A
2
_
O
U
T
B
K
_
T
A
3
_
O
U
T
FB918
FB919
R981
D912
D902 D901
D904
D908
D907
D920
R948
C929
R970
C905
R982
C928
F
B
9
2
0
F
B
9
0
2
F
B
9
0
3
R956
R958
R955
C919
C915
R960 R961
C921
C902
R964 R963
C
9
2
0
R
9
6
2
R950
FB912
FB913
FB914
FB915
FB916
R951
R952
R953
R925 R926 R927 R928
C927
C925
C926
R929 R930
R937 R938 R939 R940
R901
R902
R903
R904
R905
R906
R907
R908
R909
R910
R921
R920
R919
R918
R917
R916
R915
R914
R913
R912
R942 R943
R932 R931 R933 R936 R935 R934
R941
R944
S906
LSW913( 1/ 2)
S909
S908 LSW909( 1/ 2)
LSW908( 1/ 2) S907
LSW912( 1/ 2) LSW907( 1/ 2)
LSW906( 1/ 2)
LSW905( 1/ 2)
LSW904( 1/ 2) S905
LSW903( 1/ 2) S904
S911 LSW911( 1/ 2)
S903
LSW910( 1/ 2) S910
S902
C903
I C903
R974
FB908
R971
CN902
I C904
R959
X
9
0
1
R954
FB905
FB921 FB901
JC902
C901
I C901
S901
R990
R992
D990
D991
LED921
LED924
LSW910( 2/ 2)
LED923 LSW909( 2/ 2)
LSW907( 2/ 2)
LSW905( 2/ 2)
LSW908( 2/ 2)
LSW906( 2/ 2)
LSW904( 2/ 2)
LSW903( 2/ 2)
LED925
LED912
LED918
LED911
LED917
LED913
LED914
LED915
LED916
LSW911( 2/ 2)
LSW912( 2/ 2)
LSW913( 2/ 2)
LED920
FL900
CNP501
LED931 LED932
LED919
( GT700D) (GT705DX)
51 52 53 54 55 56 57 58
25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75
4-15. DIAGRAMA ESQUEMTICO SEO DISPLAY


(Page31)
35
CDX-GT707DX
DIAGRAMAS EM BLOCOS DO IC
IC801 ADAU1421YSTZ (Placa PRINCIPAL (1/4))
20
27 28 29 30 31 32 33 34 35 36 37 38 39 40 26 25 24 23 22 21
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
60
76 75
FILTA
VOUT3
59 VOUT2
58 VOUT1
57 AUXR1
56 AUXL1
55 AVDD3
54 HPR
53 HPL
52 A-GND
51 A-GND
50 PLL_LF
49 AVDD2
48 D-GND
47 DVDD
46 RESETB
45 PWM4
44 PWM3
43 PWM2
PWM1 42
41 D-GND
VREF
A-GND
AVDD1
NC
NC
NC
NC
NC
NC
NC
NC
D-GND
D-GND
D
V
D
D
S
D
I
N
0
S
D
I
N
1
S
D
I
N
2
S
D
I
N
3
L
R
C
L
K
0
V
I
N
L
4
V
I
N
L
3
V
I
N
L
2
V
I
N
R
4
V
I
N
R
3
V
I
N
R
2
V
I
N
L
1
A
V
D
D
5
A
V
D
D
4
F
I
L
T
D
A
U
X
R
2
A
U
X
L
2
V
O
U
T
4
N
C
N
C
N
C
A
-
G
N
D
A
-
G
N
D
V
I
N
R
1
I
D
A
C
B
C
L
K
0
D
-
G
N
D
O
D
V
D
D
V
D
R
I
V
E
D
-
V
D
D
D
-
G
N
D
M
C
L
K
I
M
C
L
K
O
B
C
L
K
1
L
R
C
L
K
1
S
D
O
0
S
D
O
1
N
C
D
V
D
D
DVDD
I2C_AD0
SYNCHRONIZE
MULTI-CHANNEL
DIGITAL INPUT
SRC
ASYNCHRONIZE
DIGITAL INPUT
PLL
SYSTEM
CLOCKS
I2C_SDA
I2C_SCL
NC
NC
I
2
C

I
N
T
E
R
F
A
C
E
A-V
SYNC DELAY
MEMORY
P
R
O
G
R
A
M
M
A
B
L
E
A
U
D
I
O

P
R
O
C
E
S
S
O
R
C
O
R
E
A
D
C
MULTI-CHANNNEL
DIGITAL OUTPUTS
DAC
74 73 72 71 70 69 68 67 66 65 64 63 62 61 77 78 79 80
DAC
DAC
DAC
36
CDX-GT707DX
IC650 NJM2379V (Placa PRINCIPAL (1/4))
IC1 BA5968FP-E2 (SERVO Board (2/2))
8 7 5 6
VREF
OSC
0.52V
30A
L.O
PWM
ER.AMP
S.C.P
U.VLO
I
N
F
.
B
G
N
D
O
U
T
R
E
F
C
T
C
S
V
C
C
1 2 4 3
1
2
11
13
14
12
LEVEL
SHIFT
LEVEL
SHIFT
LEVEL
SHIFT
LEVEL
SHIFT
MUTE
FWD
FWD
LDCTL
NC
OPOUT1
NC
NC
OPOUT2
POWVCC VCC
VOL
VOL+
VOL2
VOL2+
VO1
VO1+
REV
OPIN4+
OPIN4
OPOUT4
OPIN3+
OPIN3
OPOUT3
MUTE
VOL+
GND
VOL3
VOL3+
VOL4
VOL4+
REV
OUTR OUTF
10
9
8
7
6
5
28
27
26
25
24
23
22
21
20
19
18
17
16
15
4
3
37
CDX-GT707DX
VDDA
INTERPOLATOR
RAM
BUFFER
&
CONTROL
LOGIC
TEST LOGIC
&
PIN MUX'S
I
2
C/SPI
INTERFACE
BAND PASS
FILTER
SIGMA DELTA
CONVERTER
SINC4
FILTER
REF3
REF2
REF1
VSS
VDDD
RESETN
TM
1
MPX 16
CSN
SDAOUT
RDSREG
3
INTN
M
P
X
S
I
N
C
4
R
E
G
SDAIN
SCK
SPI
TESTREG
14
2
3
4
5
6
7
8
INTN 15
SA_DATAOUT 13
SDA_DATAIN 12
SCL_CLK 11
OSCILLATOR
XTO 10
XTI 9
RDS
DEMODULATOR &
SYNCHRONIZATION
2
1
2
3
6
5
4
17
18
19
20
7
10
15
16
12
11
14
13
8
9
LIFT AMP
LIFT AMP
CIN (L)
OUT (RL)
RL-
RL+
VCC
RR+
RR-
OUT (RR)
CIN (R)
GND (R)
COUT (R)
OUT (FR)
FR-
FR+
REF
FL+
FL-
OUT (FL)
COUT (L)
GND (L)
SIGNAL AMP
FRONT-RIGHT REAR-RIGHT
FRONT-LEFT REAR-LEFT
SIGNAL AMP
SIGNAL AMP SIGNAL AMP
IC551 TDA7333013TR (Placa PRINCIPAL (1/4))
IC402 NJM2792V (Placa PRINCIPAL (2/4))
38
CDX-GT707DX
IC401 BD3426K-E2 (Placa PRINCIPAL (1/4))
33
1 2 3 4 7 8 9 10 11
38
39
40
41
42
43
44
12
13
14
15
16
17
18
19
20
21
22
32 31 30 29 28 27 26 25 24 23
R
R
-
I
N
SUB-OUT
FL-OUT
RL-OUT
FR-OUT
RR-OUT
VCC
MUTE
CLK
DATA
DGND
VCC/2
F
R
-
I
N
R
L
-
I
N
F
L
-
I
N
N
C
N
C
A
D
J
B
P
3
1
B
P
2
1
B
P
1
1
B
P
1
2
A
G
N
D
F
I
L
A
U
X
-
R
-
I
N
A
U
X
-
L
-
I
N
C
D
-
C
-
R
C
D
-
C
-
L
T
U
-
R
T
U
-
L
A
U
X
-
R
-
G
N
D
A
U
X
-
L
-
G
N
D
2

W
I
R
E

S
E
R
I
A
L
C
O
N
T
R
O
L

L
O
G
I
C
DUAL MODE INPUT SELECTOR
(3 SINGLE STEREO INPUT AND 1 GROUND ISOLATION INPUT)
+15dB~-32dB 1dB/STEP
-32dB~-46dB 2dB/STEP
-46dB~-78dB 4dB/STEP
-
INPUT GAIN 1
(0~+20dB)
BPF
GENERAL PURPOSE
(+20~-20dB/2dB STEP)
SCF BASE & TREBLE
(+20~-20dB/2dB STEP)
VOLUME(0~-72dB, -dB)
LOUDNESS
LOUDNESS
ON/OFF
VCO
MUTE
FADER
5 6
INPUT GAIN 2
(0~+20dB)
1CH
1CH
1CH
2CH
2CH
2CH
1CH 2CH
FADER
37 FADER
36
35
FADER
FADER
34
FADER
BP22
BP32
SUB-IN
L-OUT
R-OUT
39
CDX-GT707DX
IC201 TDA8588AJ/N2/R1 (Placa PRINCIPAL (2/4))
M
U
T
E
M
U
T
E
ENABLE
LOGIC
STANDBY
MUTE
CHIP DETECT
DIAGNOSTIC
PROTECTION
DIAGNOSTIC
SWITCH
R
E
G
U
L
A
T
O
R
SWITCH
REFERENCE
VOLTAGE
LOADDUMP
PROTECTION
TEMPERATURE
PROTECTION
BACK-UP
SWITCH REGULATOR
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
TAB
OUT FL-
OUT FL+
OUT RL-
OUT RL+
INRL
SGND
INRR
OUT RR+
OUT RR-
OUT FR+
OUT FR-
DIAG
SW2(ANT REM)
SW1(ANT REM)
REG3(SERVO)
REG4(DR+B)
VP(REG)
REG2(BU 5V)
SDA
SCL
VP2
PGND3
SVR
INFL
INFR
AC GND
PGND2
VP1
STB
PGND1
RST
CRES
REG1(AUDIO +B)
GND(REG)
REG5(ILL)
CBU
FL
RL
RR
VP
FR
I2C BUS
40
CDX-GT707DX
IC620 NJM2377M(TE2) (Placa PRINCIPAL (4/4))
8 7 5 6
VREF
OSC
0.52V
30A
L.O
PWM
ER.AMP
S.C.P
U.VLO
I
N
F
.
B
G
N
D
O
U
T
R
E
F
C
T
C
S
V
C
C
1 2 4 3
IC110 BA8271F-E2 (Placa PRINCIPAL (4/4))
1
2
3
4
5
6
7 8
9
10
14
13
12
11
BUS ON
SWITCH
RESET
SWITCH
BATTERY
SWITCH
BUS ON
RST
BATT
CLK
VREF
GND
VCC
RST
BUS ON
CLK-IN
B-CHK
DATA IN
DATA OUT
DATA I/O
41
CDX-GT707DX
DESCRIES DOS PINOS DE IC
IC3 MB90486BPFV-G-177E1 (CD SYSTEM CONTROL) (PLACA SERVO (2/2))
Pin No. Pin Name I/O Pin Description
1 CDON_1500MV O Servo 1.5 V power supply control signal output
2 to 5 NC Not used. (Open)
6 DRVON O Motor drive mute signal output
7 CD_BUS0 I/O Bus data input/output 0
8 CD_BUS1 I/O Bus data input/output 1
9 VSS Ground
10 CD_BUS2 I/O Bus data input/output 2
11 CD_BUS3 I/O Bus data input/output 3
12 CD_BUCK O Bus clock signal output
13 CD_XCCE O Chip enable signal output
14 CD_XRST O Reset signal output
15 CD_ZDET I Zero detection signal input
16 to 20 NC Not used. (Open)
21 VCC Power supply pin (+3.3 V)
22 DAC_ZDETL I Not used. (Pull down)
23 DAC_ZDETR I Not used. (Pull down)
24 NC Not used. (Open)
25 RXD I UART RXD data input (MCBUS/Flash data input)
26 TXD O UART TXD data output (MCBUS/Flash data output)
27 DEC_SSTBY O SRAM STANDBY mode control signal output
28, 29 NC Not used. (Open)
30 DEC_INT I Request signal input
31, 32 NC Not used. (Open)
33 AVCC Power supply pin (+3.3 V) for A/D converter
34 AVRH External reference voltage for A/D converter
35 AVSS Ground
36 NC Not used. (Open)
37 DEC_XMUTE O Mute signal output L: mute
38, 39 NC Not used. (Open)
40 VSS Ground
41 NC Not used. (Open)
42 MEC_LIMIT I Sled limit in detection switch signal input
43 MEC_LOAD O Loading motor signal output (Load direction)
44 MEC_EJECT O Loading motor signal output (Eject direction)
45 MEC_INSW I Pack-in detection signal input
46 MEC_DSW I Chucking end detection switch signal input
47, 48 MD0, MD1 I CPU operation mode designation signal input (Connected to Vcc.)
49 MD2 I CPU operation mode designation signal input (Connected to Vss.)
50 BUS_ON I Bus on signal input L: bus on
51 BU_IN I Backup power supply detect signal input
52 NC I Not used. (Open)
53 MEC_SELFSW I Disc insert detection switch signal input L: disc in interruption
54, 55 NC Not used. (Open)
56 UNISI I Control bus serial data input
57 UNISO O Control bus serial data output
58 UNICKI I Control bus serial clock input
59 LINKOFF O Bus link off signal output
60 A_ATT O Audio mute signal output H: mute on
42
CDX-GT707DX
61 XFLASH&EJECT_OK I Front panel open signal input H: eject
62 OPEN_REQ O Front panel open/close request signal output Not used in this set.
63 MECON O Mechanism deck power supply control signal output
64 CDON O Servo power supply control signal output
65 XUART I S-Bus/MC-Bus change signal input H: S-Bus, L: MC-Bus
66 ZMUTE O Zero detection mute signal output
67 MECON_CHK I CD +6V power rising detection signal input
68 CDON_CHK I CD +3.3V power rising detection signal input
69 to 74 NC Not used. (Open)
75 RSTX I System reset signal input
76 NC Not used. (Open)
77 X1A Not used. (Open)
78 X0A Connected to Vss
79 VSS Ground
80 X0 I Main-clock INPUT (12 MHz)
81 X1 O Main-clock OUTPUT (12 MHz)
82 VCC Power supply pin (+3.3 V)
83 XWD I Connected to Vss
84 XINIT3 I Not used. (Open)
85 NC Not used. (Open)
86 XSJIG I Not used. (Open)
87 to 89 XINIT0 to 2 I Not used. (Open)
90 to 96 NC Not used. (Open)
97 XDES I Destination setting pin
98 XLINE I Not used. (Open)
99, 100 NC Not used. (Open)
Pin No. Pin Name I/O Pin Description
43
CDX-GT707DX
IC303 M30622MWP-328GP (SYSTEM CONTROL) (PLACA PRINCIPAL (3/4))
Pin No. Pin Name I/O Pin Description
1 SIRCS I Remote control data signal input
2 FSW-IN I FL DC-DC converter frequency count input
3 UNI_SO O Control bus serial data output
4 UNI_SI I Control bus serial data input
5 UNI_CKO O Control bus serial clock output
6 BYTE I Not used (Connect to ground)
7 CNVSS I Not used Fixed at L
8 XCIN I Sub clock signal input (32.768 kHz)
9 XCOUT O Sub clock signal output (32.768 kHz)
10 RESET I Reset signal input
11 XOUT O Main clock signal output (6 MHz)
12 VSS Ground
13 XIN I Main clock signal input (6 MHz)
14 VCC1 Power supply pin (+3.3 V)
15 NMI I Non-maskable interruption signal input Fixed at H
16 NC Not used (Open)
17 DAVN I RDS data block synchronization detection signal input
18 TUNER ATT-IN I Tuner attenuation zero cross input
19 NS-MASK O Tuner noise detect mask signal output
20 BEEP O Beep signal output
21 TUNER ATT O Tuner mute signal output
22 EESIO(TU) I/O Tuner pack EEPROM data signal input/output
23 EECKO(TU) O Tuner pack EEPROM clock signal output
24 NC Not used (Open)
25 ATT O Line mute signal output
26 BUS/AUX O Bus audio/AUX exchange signal output
27 I2C_CKO O I2C serial transfer clock output
28 I2C_SIO I/O I2C serial data input/output
29 E_VOL_SO O E-VOL serial data output
30 E_VOL_MUTE O E-VOL mute signal output
31 E_VOL_CKO O E-VOL serial transfer clock output
32 DSP_RESET O DSP reset signal output
33 DSP_I2C_SIO I/O DSP I2C data input/output
34 DSP_I2C_CKO O DSP I2C serial transfer clock output
35 EECKO (DSP) O EEPROM serial transfer clock output
36 EESIO (DSP) I/O EEPROM serial data input/output
37 DSP_ON O DSP power supply on signal output
38 NC Not used (Open)
39 HOLD I Not used Fixed at L
40 AMP_DIAG I Amplifier self-diagnostic test function signal input
41 AMP_STB O Amplifier standby signal output
42 NC Not used (Open)
43 NC Not used (Open)
44 WRI/WR I External data bus (WRI/WR) input Fixed at H
45 NC Not used (Open)
46 NC Not used (Open)
47 EJECT_OK O Eject OK signal output
48 CDM_ON I Mechanism deck power supply ON signal input
49 CD_ON I Servo power supply ON signal input
44
CDX-GT707DX
50 Z_DET I Zero detection mute signal input
51 ILL-IN I Illumination check signal input
52 ACC_IN I Accessory check signal input
53 TEL_ATT I Telephone mute signal input
54 TEST_IN I Test mode signal input
55 RC_IN1 I Remote control signal input 1
56 SYSRESET O System reset signal output
57 BUS_ON O BUS ON signal output
58 BU_IN I Backup power supply detection signal input
59 NC Not used (Open)
60 VCC2 Power supply (+3.3 V)
61 NC Not used (Open)
62 VSS Ground
63 NC Not used (Open)
64 NC Not used (Open)
65 NC Not used (Open)
66 NC Not used (Open)
67 NC Not used (Open)
68 NC Not used (Open)
69 NC Not used (Open)
70 DST_SEL1 I Destination/setting port signal input 1
71 DST_SEL2 I Destination/setting port signal input 2
72 FL_ON O FL power supply on/off signal output
73 FSW OUT O FL DC-DC converter frequency exchange signal output
74 FLD_ON O FL driver power supply on/off signal output
75 NC Not used (Open)
76 NC Not used (Open)
77 RE_B I Rotary encoder signal input B
78 RE_A I Rotary encoder signal input A
79 NC Not used (Open)
80 NC Not used (Open)
81 NC Not used (Open)
82 QUALITY I Tuner noise detect signal input
83 VSM I S-meter voltage signal input
84 KEY_IN0 I Key signal input 1
85 KEY_IN1 I Key signal input 2
86 RC_IN0 I Remote control signal input 0
87 KEY_ACK2 I Key acknowledge signal input 0
88 KEY_ACK0 I Key acknowledge signal input 1
89 KEY_ACK1 I Key acknowledge signal input 2
90 DISP_RESET O Display control reset signal output
91 NOSE_SW I Front panel detect signal input
92 DOOR SW I Front panel open/close signal input
93 DISP_CE O Display control chip enable signal output
94 AVSS Ground
95 DOOR_IND O DISC IN illumination on signal output
96 VREF Reference voltage for A/D convert
97 AVCC Power supply (+3.3 V)
98 DISP SI/RX I Display control serial data signal input
99 DISP SO/TX O Display control serial data signal output
100 DISP CKO O Display control serial transfer clock output
Pin No. Pin Name I/O Pin Description
45
CDX-GT707DX
IC901 M30876MJB-054GP (FL DISPLAY CONTOROL) (DISPLAY BOARD)
Pin No. Pin Name I/O Pin Description
1 SYS_CE I Chip enable signal input
2 NC Not used (Open)
3 FL_DAT3 O FL serial data-3 output
4 NC Not used (Open)
5 FL_CLK_IN I FL serial transfer clock input (Connected to 35,100 pin)
6 BYTE I Connected to ground
7 CNVSS I Flash write port Fixed at L
8 NC Not used (Open)
9 NC Not used (Open)
10 RESET I Reset signal input
11 XOUT O Main clock signal output (6.75 MHz)
12 VSS Ground
13 XIN I Main clock signal input (6.75 MHz)
14 VCC1 Power supply (+3.3V)
15 NMI I Non-maskable interruption signal input Fixed at H
16 NC Not used (Open)
17 NC Not used (Open)
18 NC Not used (Open)
19 GCP_TA4_IN I FL BK signal input (Connected to 22 pin)
20 NC Not used (Open)
21 NC Not used (Open)
22 BK_TA3_OUT O FL BK signal output (Connected to 19 pin)
23 NC Not used (Open)
24 LAT_TA2_OUT O FL LAT signal output
25 NC Not used (Open)
26 NC Not used (Open)
27 NC Not used (Open)
28 GCP_TA0_OUT O FL GCP signal output
29 SYS_SO O Display serial data output
30 SYS_SI I Display serial data input
31 SYS_CLK I Display serial transfer clock input
32 NC Not used (Open)
33 FL_DAT1 O FL serial data-1 output
34 NC Not used (Open)
35 FL_CLK_IN I FL serial transfer clock input (Connected to 5,100 pin)
36 to 38 NC Not used (Open)
39 HOLD I External data bus (HOLD) input Fixed at L
39 to 43 NC Not used (Open)
44 WRI/ER I External data bus (WRI/WR) input Fixed at H
45 to 59 NC Not used (Open)
60 VCC2 Power supply (+3.3V)
61 NC Not used (Open)
62 VSS Ground
63 to 93 NC Not used (Open)
94 AVSS Ground
95 NC Not used (Open)
96 VREF I Reference voltage input (Connected to AVCC)
97 AVCC Power supply (+3.3V)
98 NC Not used (Open)
99 FL_DAT2 O FL serial data-2 output
100 FL_CLK_OUT O FL serial transfer clock output (Connected to 5,35 pin)