Scribd Logo
Carica

Benvenuto in Scribd!

  • Output Input Reg Always at or Negedge: $finish

    Caricato da

    Aneek Islam
    12 visualizzazioni1 pagina
    This document contains code for a D flip-flop module and a testbench module to test it. The D flip-flop module defines outputs Q and Qbar and inputs D, CLK, and RST. It uses always blocks to set the outputs to the input D on the rising edge of CLK unless RST is low, in which case it resets the outputs. The testbench initializes inputs, sets up monitoring, and toggles the inputs over time to test the D flip-flop behavior.

    Descrizione originale:

    MidVLSI

    Titolo originale

    MidVLSI

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Formati disponibili

    DOCX, PDF, TXT o leggi online da Scribd

    Hai trovato utile questo documento?

    Questo contenuto è inappropriato?

    Segnala questo documento
    This document contains code for a D flip-flop module and a testbench module to test it. The D flip-flop module defines outputs Q and Qbar and inputs D, CLK, and RST. It uses always blocks to set the outputs to the input D on the rising edge of CLK unless RST is low, in which case it resets the outputs. The testbench initializes inputs, sets up monitoring, and toggles the inputs over time to test the D flip-flop behavior.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Scarica in formato DOCX, PDF, TXT o leggi online su Scribd
    Segnala contenuti inappropriati
    12 visualizzazioni1 pagina

    Output Input Reg Always at or Negedge: $finish

    Caricato da

    Aneek Islam
    This document contains code for a D flip-flop module and a testbench module to test it. The D flip-flop module defines outputs Q and Qbar and inputs D, CLK, and RST. It uses always blocks to set the outputs to the input D on the rising edge of CLK unless RST is low, in which case it resets the outputs. The testbench initializes inputs, sets up monitoring, and toggles the inputs over time to test the D flip-flop behavior.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Scarica in formato DOCX, PDF, TXT o leggi online su Scribd
    Segnala contenuti inappropriati
    di 1

    module d_flipflop(Q,Qbar, D, CLK, RST); output Q,Qbar; input D, CLK, RST; reg Q,Qbar; always @ (posedge CLK or negedge

    RST) if(RST) begin Q = 1'b0; Qbar=~Q; end else begin Q = D; Qbar=~D; end endmodule module d_flipflop_tb; reg D,CLK,RST; wire Q,Qbar; d_flipflop STAGE(Q,Qbar,D,CLK,RST); initial begin D=1'b0;CLK=1'b0;RST=1'b0; #100 $finish; end always #2 CLK=~CLK; always #4 D=~D; always #8 RST = ~RST; initial $monitor($time, " D = %b CLK = % b RST = %b Q = %b Qbar = %b \n",D,CLK,RST,Q,Qbar); endmodule

    Potrebbero piacerti anche